| |
|
 |
Motorola
|
| Part No. |
MPC750D MPC750
|
| OCR Text |
...0 primarily in its extensive L2 cache support. To locate any published errata or updates for this document, refer to the website at http://w...tag memory, and with external, synchronous SRAMs for data storage. The external SRAMs are accessed t... |
| Description |
MPC750 RISC Microprocessor Technical Summary Advance Information
RISC Microprocessor Technical Summary
|
| File Size |
95.82K /
31 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC750ED MPC750EC
|
| OCR Text |
...ag combined with a dedicated L2 cache interface and a 60x bus. Figure 1 shows a block diagram of the MPC750.
Control Unit Instruction Fetch Branch Unit Completion 32K ICache
System Unit
Dispatch
BHT/BTIC
GPRs FXU1 FXU2 Rename... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
277.44K /
44 Page |
View
it Online |
Download Datasheet |
| |
|
|
Agere
|
| Part No. |
T8303
|
| OCR Text |
...T core with 4 Kbyte instruction cache and 4 Kbyte data cache. -- Clock speed of 100 MHz (110 MIPS). -- System memory interface to ARM with s...tag insertion, tag deletion, tag modification. Hardware support for network management (SNMP/RMON).... |
| Description |
Phone-on-a-chip IP Solution
|
| File Size |
549.44K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1031 CY7C1032 7C1031 CY7C1031-8JCT CY7C1032-10JCT
|
| OCR Text |
Cache RAM
Features
* Supports 66-MHz Pentium(R) microprocessor cache systems with zero wait states * 64K by 18 common I/O * Fast clock-to-...tag or other external logic uses this clock period to perform address comparisons or protection chec... |
| Description |
64K x 18 Synchronous Cache RAM
From old datasheet system
64K x 18 SynchronousCache RAM
|
| File Size |
229.64K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL[ATMEL Corporation]
|
| Part No. |
AT90SP0801NBSP AT90SP0801 AT90SP0801-01SC
|
| OCR Text |
Cache for Frequently Used Keys SMBus Communications Port On-board Public Key Computation Engine and Microprocessor Physical and Logical Secu...Tag User Key Buffer 1 Private Key Password, Mode CRC Tag
Data
I/O Buffer
SMBus 8/16-bit Cry... |
| Description |
This is a summary document. A complete document is available under NDA. For more information, please
Secure Signature Generation Chip
|
| File Size |
97.35K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MCF5204
|
| OCR Text |
...cution, the on-chip instruction cache and SRAM provide one-cycle access to critical code and data. The MCF5204 processor greatly reduces the...tag and a valid bit. The instruction cache also includes a bursting interface for 16- and 8-bit port... |
| Description |
MCF5204 ColdFire ? Integrated Microprocessor
|
| File Size |
29.05K /
6 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
