| |
|
 |
ICS
|
| Part No. |
ICS8521I
|
| OCR Text |
...table differential CLK, nCLK or lvpecl clock inputs * CLK, nCLK pair can accept the following differential input levels: lvpecl, lvds, HSTL, SSTL, HCSL * PCLK, nPCLK supports the following input types: lvpecl, cml, SSTL * Maximum output fre... |
| Description |
Low Skew, 1-to-9, Differential-to- HSTL Fanout Buffer. Industrial Temp. VOHmax=1.4V. (P)
|
| File Size |
115.29K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS8521
|
| OCR Text |
...table differential CLK, nCLK or lvpecl clock inputs * CLK, nCLK pair can accept the following differential input levels: lvpecl, lvds, HSTL, SSTL, HCSL * PCLK, nPCLK supports the following input types: lvpecl, cml, SSTL * Maximum output fre... |
| Description |
Low Skew, 1-to-9, Differential-to- HSTL Fanout Buffer. VOHmax=1.4V
|
| File Size |
267.52K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS853310
|
| OCR Text |
lvpecl/ECL FANOUT BUFFER
FEATURES
* 8 differential 3.3V lvpecl / ECL outputs * 2 selectable differential lvpecl input pairs * PCLKx, nPCLK...lvds, cml, SSTL * Output frequency: >2GHz (typical) * Translates any single ended input signal to 3.... |
| Description |
Low Skew, 1-to-8, lvpecl Fanout Buffer. Industrial Temperature.
|
| File Size |
237.23K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS889874
|
| OCR Text |
lvpecl BUFFER/DIVIDER
FEATURES
* 2 lvpecl outputs * Frequency divide select options: / 1, / 2, /4, /8, /16 * IN, nIN input can accept the following differential input levels: lvpecl, lvds, cml * Output frequency: > 2.5GHz * Output skew: 5... |
| Description |
1:2, Differential-to-lvpecl Fanout Buffer/Divider. Selectable
|
| File Size |
158.44K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS858020
|
| OCR Text |
... 4 differential cml outputs * 1 lvpecl differential clock input * IN, nIN pair can accept the following differential input levels: lvpecl, lvds, cml, SSTL * Maximum output frequency: 3.2GHz * Output skew: 30ps (maximum) * Part-to-part skew:... |
| Description |
Low Skew, 1-to-4, Differential-to-cml Fanout Buffer. Industrial Temperature.
|
| File Size |
212.56K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS873032
|
| OCR Text |
lvpecl/ECL CLOCK GENERATOR
FEATURES
* 1 differential 3.3V, 5V lvpecl / ECL output * 1 differential PCLK, nPCLK input pair * PCLK, nPCLK pa...lvds, cml, SSTL * Input frequency: 4GHz * Translates any single ended input signal to 3.3V lvpecl le... |
| Description |
Low Skew, ÷2, Differential-to- lvpecl Clock Generator. Industrial Temperature.
|
| File Size |
246.65K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
M2021 M2020 M2020-2021
|
| OCR Text |
...frequencies of 15 to 700 MHz * lvpecl clock output (cml and lvds options available) Reference clock inputs support differential lvds, lvpecl, as well as single-ended LVCMOS, LVTTL Loss of Lock (LOL) output pin Narrow Bandwidth control i... |
| Description |
VCSO BASED CLOCK PLL
SAW PLL for Frequency Translation with Loss of Lock indicator and Hitless Switching options
|
| File Size |
311.52K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
ZL30406
|
| OCR Text |
...4 and STM-1 rates Provides four lvpecl differential output clocks at 77.76 MHz Provides a cml differential clock programmable to 19.44 MHz, ...lvds CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
19.44 MHz 155.52 MHz 34.368 MHz or 44.736 ... |
| Description |
SONET/SDH Clock Multiplier PLL
|
| File Size |
232.64K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
