


- Single-Chip EtherLoop Transceiver
- Programmable Transmit (TX) and Receive (RX) Gain Via Digital Interface
- Low Overall Power Consumption
- Power-Down Mode Minimizes Server Modem Power Consumption in Multiplexed Applications
- Low Noise
- Low Distortion
- All Terminals Protected to Survive, Without Damage, a Simulated Static Discharge of 1 kV From a 100-pF Capacitor Applied Through a 1.5-kΩ Resistor With Respect to Chip Ground (V<sub>EE</sub>)
- Single-Rail 5-V Power Supply
- Operating Temperature –40°C to 85°C Ambient
  - Allows Operation in Central Office and Distributed-Server Modem Applications
- 48-Pin Thin Plastic Quad Flatpack



NU – Not used

## description

The TNETEL1400 is an Etherloop transceiver. EtherLoop technology enables simultaneous voice and Ethernet communication over local-loop plain old telephone service (POTS) wiring. The TNETEL1400 supports data rates of up to 6 Mbit/s and POTS wire lengths of up to 21,000 feet. Figure 1 shows a typical system with an EtherLoop modem located at each end of the POTS line. Each EtherLoop modem has a 10Base-T Ethernet interface and is responsible for buffering Ethernet data before sending it over the POTS wire. The server-end (SE) EtherLoop modem is located in a central switching office and can communicate with several client-end (CE) EtherLoop modems, based on a round-robin arbitration scheme. The CE EtherLoop modem typically is located at a remote site.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EtherLoop is a trademark of Elastic Networks.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



description (continued)



NOTE A: Flexible multiplexing scheme allows one SE modem to interface with many CE modems.

Figure 1. Typical EtherLoop System

Figure 2 shows a block diagram of a typical CE EtherLoop modem. Ethernet data destined for the POTS wire is received via 10Base-T interface and presented to the EtherLoop processor. The EtherLoop processor performs Ethernet frame processing and buffer management. The EtherLoop processor sends buffered Ethernet frames to the TNETEL1200 EtherLoop modem. The TNETEL1200 performs data modulation before passing the modulated digital data to a digital-to-analog (DAC) converter. The resulting analog signal passes to the TNETEL1400 transceiver, which acts as the line interface. The modem uses a half-duplex communication protocol over the POTS wire, and data received from the POTS wire follows the reverse path back to the Ethernet framer.




Figure 2. Typical CE EtherLoop Modem

Figure 3 shows a block diagram of a typical SE EtherLoop modem. Data flow follows the same path as in the CE EtherLoop modem. In the SE application, the EtherLoop processor also performs round-robin arbitration between each of the attached TNETEL1400 devices.

PRODUCT PREVIEW





Figure 3. Typical SE EtherLoop Modem

summary of TNETEL1400 EtherLoop transceiver

- Drives POTS line with signal generated by DAC
- Interfaces signal received from POTS line to ADC

functional block diagram



PRODUCT PREVIEW

APPLICATION INFORMATION†

PRODUCT PREVIEW




Figure 4. EtherLoop Front-End Application (CE)

† All bias resistors should be 1% tolerance. The resistors on REMP, REMN, and REMREF also should be 1% and placed as close as possible to their respective pins.

**Terminal Functions**

**transmit (TX)**

TERMINAL NAME	NO.	I/O†	DESCRIPTION
CBIAS1	2	I/O	Transmit voltage bias decoupling
IN_INT	6	I	Transmit interstage ac coupling pin 1 (negative side)
IP_INT	4	I	Transmit interstage ac coupling pin 2 (positive side)
ON_INT	7	O	Transmit interstage ac coupling pin 2 (negative side)
OP_INT	5	O	Transmit interstage ac coupling pin 1 (positive side)
REMREF	3	O	Transmit temperature-compensating bias reference
TX_EN	26	I	Transmit enable 1 = Transmitter enabled 0 = Transmitter disabled
TXBIAS	16	I	Transmit current bias
TXGAIN3 TXGAIN2 TXGAIN1 TXGAIN0	23 (MSB) 22 21 20 (LSB)	I	Transmit preattenuation select (0 to –30 dB in –3-dB steps) 0000 = 0 dB 0001 = – 3 dB • • • 1010 = –30 dB 1011 = TX OFF • • • 1110 = TX OFF 1111 = TX OFF
TXINN	10	I	Transmit input negative. TXINN can be coupled to ground for SE input).
TXINP	9	I	Transmit input positive. TXINP can be coupled to ground for SE input).
TXON	46	O	Transmitter output negative
TXOP	45	O	Transmitter output positive

† I = input, O = output

PRODUCT PREVIEW

# TNETEL1400 EtherLoop™ TRANSCEIVER

SPHS004A – FEBRUARY 1999 – REVISED MARCH 1999

## Terminal Functions (Continued)

### receive (RX)

TERMINAL NAME	TERMINAL NO.	I/O†	DESCRIPTION
RX_TERM	30	I	Receive passive termination RX_TERM = 1: 110 Ω switched IN RX_TERM = 0: 110 Ω switched OUT
RXBIAS	17	I	Receive current bias
RXGAIN2 RXGAIN1 RXGAIN0	29 (MSB) 27 28 (LSB)	I	Receive gain select 000 = RX OFF • • • 011 = RX OFF 100 = 0 dB 101 = 12 dB 110 = 24 dB 111 = 30 dB
RXIN	40	I	Receiver input negative/TX feedback
RXIP	39	I	Receiver input positive/TX feedback
RXOUT	31	O	Receiver output (single ended)

† I = input, O = output

### miscellaneous

TERMINAL NAME	TERMINAL NO.	I/O†	DESCRIPTION
ANG	19	O	Analog ground (2.5 V) reference
REFP	18	O	4-V bandgap reference
REMN	44	I/O	Negative external emitter resistor
REMP	47	I/O	Positive external emitter resistor

† I = input, O = output

### power supply

NAME	TERMINAL NO.	DESCRIPTION
NU	8, 11, 32, 33, 38, 41	Not used
V <sub>CC</sub>	15, 34, 43	5-V power
V <sub>EE</sub>	1, 12, 13, 14, 24, 25, 35, 36, 37, 42, 48	Ground

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

Supply-voltage range, $V_{CC}$ .....	4.3 V to $V_{CC}$ to 0.7 V
Input-voltage range: Analog inputs .....	-0.7 V to $V_{CC}$ to 0.7 V
Output-voltage range, $V_O$ .....	
Storage temperature range, $T_{stg}$ .....	-55°C to 25°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

	MIN	MAX	UNIT
$V_{CC}$ Supply voltage	4.75	5.25	V
$V_{IH}$ High-level input voltage	2.1		V
$V_{IL}$ Low-level input voltage		1	V
$I_{OH}$ High-level input current			mA
$I_{OL}$ Low-level input current			mA
$T_A$ Operating free-air temperature range	-40	85	°C

**PRODUCT PREVIEW**

# TNETEL1400

## EtherLoop™ TRANSCEIVER

SPHS004A – FEBRUARY 1999 – REVISED MARCH 1999

### electrical characteristics over recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
I <sub>CC</sub>	Supply current	Normal operation	25		50	μA
		Power-down mode	1.5		3	
V <sub>REF</sub>	4-V reference voltage		3.88	4	4.12	V
V <sub>ANG</sub>	2.5-V reference voltage		2.38	2.5	2.62	V
I <sub>REFP</sub>	4-V reference current	Source			1	mA
I <sub>ANG</sub>	2.5-V reference current	Source/sink			100	mA

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (unless otherwise noted).

### transmitter (see Figure 5)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
TX maximum output level		V <sub>CC</sub> = 5 V, R <sub>L</sub> = 110 Ω, RX_TERM = 0, TX_EN = 1, V(TXINP) = 1.2 V <sub>PP</sub> sinusoid at f = 500 kHz (see Note 1)	TXGAIN = 0000, RXGAIN = 0XX	21	22	23	dBm
TX attenuator accuracy (relative to maximum output) TX attenuator accuracy (relative to maximum output)		V <sub>CC</sub> = 5 V, R <sub>L</sub> = 110 Ω, RX_TERM = 0, TX_EN = 1, RXGAIN = 0XX, V(TXINP) = 1.2 V <sub>PP</sub> sinusoid at f = 500 kHz [output is measured at IN_INT and IP_INT (ac coupled)]	TXGAIN = 0001	-3.3	-3	-2.7	dB
			TXGAIN = 0010	-6.3	-6	-5.7	
			TXGAIN = 0011	-9.3	-9	-8.7	
			TXGAIN = 0100	-12.3	-12	-11.7	
			TXGAIN = 0101	-15.3	-15	-14.7	
			TXGAIN = 0110	-18.3	-18	-17.7	
			TXGAIN = 0111	-21.3	-21	-20.7	
			TXGAIN = 1000	-24.3	-24	-23.7	
			TXGAIN = 1001	-27.3	-27	-26.7	
TX output level variation over frequency		30 kHz < f < 2.5 MHz monotonically decreasing for f > 3 MHz, R <sub>L</sub> = 110 Ω, RX_TERM = 0, TX_EN = 1, V(TXINP) = 1.2 V <sub>PP</sub> sinusoid at f = 500 kHz with transformer connected as in Figure 1 (see Note 1)	TXGAIN = 0000, RXGAIN = 0XX			1	dB
TX output distortion (all gain settings)	Odd harmonics	V <sub>CC</sub> = 5 V, R <sub>L</sub> = 110 Ω, RX_TERM = 0, TX_EN = 1, V(TXINP) = 1.2 V <sub>PP</sub> sinusoid at f = 500 kHz (see Note 1)	TXGAIN = 0000, RXGAIN = 0XX	-35			dBc
	Even harmonics			-50			
TX output signal-to-noise ratio (SNR) (all gain settings)		V <sub>CC</sub> = 5 V, R <sub>L</sub> = 110 Ω, RX_TERM = 0, TX_EN = 1, V(TXINP) = 1.2 V <sub>PP</sub> sinusoid at f = 500 kHz (see Note 1)	TXGAIN = 0000, RXGAIN = 0XX	50			dB
TX maximum output-level variation with V <sub>CC</sub>		V <sub>CC</sub> = 5 V ± 0.25 V, R <sub>L</sub> = 110 Ω, RX_TERM = 0, TX_EN = 1, V(TXINP) = 1.2 V <sub>PP</sub> sinusoid at f = 500 kHz (see Note 1)	TXGAIN = 0000, RXGAIN = 0XX			1	dB/V
Z <sub>in</sub> (TXIN)	TX input impedance	TXGAIN = 0000, RXGAIN = 0XX (see Note 1)		1400	TYP+ 30%		Ω
TX input impedance variation as percent of Z <sub>in</sub> (TXIN)		TXGAIN = 0000, RXGAIN = 0XX		-30%		30%	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (unless otherwise noted).

NOTE 1: While the RX circuit is disabled during transmission, it is still connected and, therefore, must withstand the signal levels placed at its input terminals.

PRODUCT PREVIEW





transmitter (see Figure 5) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$I_{rms}(TXOP)$ – $I_{rms}(TXON)$ TX output current balance	$V_{CC} = 5\text{ V}$ , $R_L = 110\ \Omega$ , $RX\_TERM = 0$ , $TX\_EN = 1$ , $V(TXINP) = 1.2\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$ (see Note 1)				
TX output stability	Source impedance $\leq 50\ \Omega$ , Supply impedance $\leq 10\ \Omega$ , $Z_{loads}$ : voltage standing-wave ratio (VSWR) 4:1 and open circuit				
TX supply current	$V_{OUT} = 0$ , TXGAIN = 0000		35	45	mA
	$V_{OUT} = MAX$ , TXGAIN = 0000			120	
TX output return loss	TXGAIN = 0000, RXGAIN = 0XX	18			dB
TX power-up time	TXGAIN = 0000, RXGAIN = 0XX (see Note 2)			100	$\mu\text{s}$

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

- NOTES: 1. While the RX circuit is disabled during transmission, it is still connected and, therefore, must withstand the signal levels placed at its input terminals.
2. The power-up/power-down time is the time it takes for the signal path to completely settle and meet all the transmission specifications after TXGAIN and RXGAIN are set to power-up condition or switched from one gain setting to another. This time consists of slewing and exponential settling of bias and AC coupling capacitors and, therefore, the values of these components must be as shown in the application diagram, Figure 4.

receiver (see Figures 6 and 7)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
RX idle channel noise	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $30\text{ kHz} < f < 2.75\text{ MHz}$ , $RX\_TERM = 1$ , $TX\_EN = 0$ , $V(RXIP - RXIN) = 0.04\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$ (see Note 3)			691	$\mu\text{V}$ RMS	
				478		
				266		
				160		
RX gain accuracy	$V_{CC} = 5\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $30\text{ kHz} < f < 2.75\text{ MHz}$ , $RX\_TERM = 1$ , $TX\_EN = 0$ , $V(RXIP - RXIN) = 0.04\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$				dB	
			24	30		31
			23	24		25
			11	12		13
		-1	0	1		
RX gain over frequency (WRT gain at 500 kHz)	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $30\text{ kHz} < f < 2.75\text{ MHz}$ , $30\text{ kHz} < f < 2.5\text{ MHz}$ monotonically decreasing for $f > 3\text{ MHz}$ , $TX\_EN = 0$ , $V(RXIP - RXIN) = 0.04\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$					
RX power-supply rejection (WRT $V_{CC}$ only)	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $dc < f < 3\text{ MHz}$ , $TX\_EN = 0$ , $V(RXIP - RXIN) = 0.04\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$					
				0.03	V/V	
RX common-mode rejection	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $TX\_EN = 0$ , $V(RXIN) = 1.5\text{ V}_{pp}$ , $V(RXIP - RXIN) = 0.04\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$					
				30	dB	
RX IIP3 intercept	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $TX\_EN = 0$ , $V(RXIP - RXIN) = 0.04\text{ V}_{pp}$ sinusoid at $f = 500\text{ kHz}$ (see Note 4)					
				17	dBm	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

- NOTES: 3. Idle channel noise is the noise ( $V_{rms}$ ) measured at RXOUT with no signal at RXIN. This voltage is integrated over the 30-KHz to 2.75-MHz band. This specification is in place of the original noise-figure specification, and is correlated to NF with laboratory measurements.
4. The two tones used for this test are at 1.39 MHz and 1.58 MHz, and the in-band IIP3 products are at 1.2 MHz and 1.77 MHz. The IIP3 intercept point is the output power level, where the power of the harmonics equals that of the signal frequencies. This point is an intersection of two straight lines extrapolated from two low-power measurements.

# TNETEL1400 EtherLoop™ TRANSCEIVER

SPHS004A – FEBRUARY 1999 – REVISED MARCH 1999

## receiver (see Figures 6 and 7) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
RX output total harmonic distortion	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $TX\_EN = 0$ , $V_{(RXOUT)} = 2\text{ V}_{PP}$ , $V_{(RXIP - RXIN)} = 0.04\text{ V}_{PP}$ sinusoid at $f = 500\text{ kHz}$			-40	dBc	
RX $Z_{IN}$	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $RXGAIN = 111$ , $TX\_EN = 0$ , $V_{(RXIP - RXIN)} = 0.04\text{ V}_{PP}$ sinusoid at $f = 500\text{ kHz}$	$RX\_TERM = 1$	77	110	143	$\Omega$
		$RX\_TERM = 0$	10			$\text{k}\Omega$
RX maximum supply current	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $TX\_EN = 0$ , $V_{(RXOUT)} = 4\text{ V}_{PP}$ , $V_{(RXIP - RXIN)} = 0.04\text{ V}_{PP}$ sinusoid at $f = 500\text{ kHz}$			20	mA	
RX power-up time	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $TX\_EN = 0$ , $V_{(RXIP - RXIN)} = 0.04\text{ V}_{PP}$ sinusoid at $f = 500\text{ kHz}$ (see Note 2)			30	$\mu\text{s}$	
Power-down supply current	$R_L = 2\text{ k}\Omega$ , $C_L = 20\text{ pF}$ , $RX\_TERM = 1$ , $TX\_EN = 0$ , $V_{(RXIP - RXIN)} = 0.04\text{ V}_{PP}$ sinusoid at $f = 500\text{ kHz}$ (see Note 2)			3	mA	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

NOTE 2. The power-up/power-down time is the time it takes for the signal path to completely settle and meet all the transmission specifications after  $TXGAIN$  and  $RXGAIN$  are set to power-up condition or switched from one gain setting to another. This time consists of slewing and exponential settling of bias and AC coupling capacitors and, therefore, the values of these components must be as shown in the application diagram, Figure 4.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




Figure 5. TX Test Circuit

PRODUCT PREVIEW

# TNETEL1400 EtherLoop™ TRANSCEIVER

SPHS004A – FEBRUARY 1999 – REVISED MARCH 1999




Figure 6. RX Test Circuit

PRODUCT PREVIEW



TNETEL1400  
EtherLoop™ TRANSCEIVER


SPHS004A – FEBRUARY 1999 – REVISED MARCH 1999

MECHANICAL DATA

PT (S-PQFP-G48)

PLASTIC QUAD FLATPACK

PRODUCT PREVIEW



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026  
 D. This may also be a thermally enhanced plastic package with leads connected to the die pads.

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.