

Charger ASSP Flash MCU

HT45F5R

Revision: V1.10 Date: December 13, 2016

www.holtek.com



Table of Contents

Features	
CPU Features	
Peripheral Features	
General Description	
Block Diagram	8
Pin Assignment	9
Pin Description	10
Absolute Maximum Ratings	12
D.C. Characteristics	13
A.C. Characteristics	14
A/D Converter Electrical Characteristics	15
LVD&LVR Electrical Characteristics	15
Reference Voltage Characteristics	16
LCD Electrical Characteristics	
DAC Electrical Characteristics	16
OPA Characteristics	16
OVP Electrical Characteristics	17
OCP Electrical Characteristics	17
Power Good Characteristics	17
USB Auto Detector Electrical Characteristics	18
Power on Reset Electrical Characteristics	19
System Architecture	20
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	
Flash Program Memory	
Structure	
Special Vectors Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
RAM Data Memory	27
Structure	
General Purpose Data Memory	. 27
Special Purpose Data Memory	. 28



Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	
Bank Pointer – BP	
Accumulator – ACC	
Program Counter Low Register – PCL	
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	
EEPROM Data Memory	33
EEPROM Data Memory Structure	
EEPROM Registers	
Reading Data from the EEPROM	
Writing Data to the EEPROM	
Write Protection	
EEPROM Interrupt	
Programming Considerations	
Oscillators	37
Oscillator Overview	-
System Clock Configurations	
Internal RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	
Supplementary Oscillator	
Operating Modes and System Clocks	
System Clocks	38
System Clocks	
System Operation Modes	
System Operation Modes Control Register	
System Operation Modes Control Register Operating Mode Switching	
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations	
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up	40 41 42 46 46
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer	40 41 42 46 46 47
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source	40 41 42 46 46 47
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register	40 41 42 46 46 46 47 47
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source	40 41 42 46 46 46 47 47
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register	40 41 42 46 46 47 47 47 47
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions	40 41 42 46 46 46 47 47 47 47 47 47 47 49
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation	40 41 42 46 46 46 47 47 47 47 47 47 47 49
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions	40 41 42 46 46 47 47 47 47 47 47 47 47 51
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Initial Conditions	40 41 42 46 46 47 47 47 47 47 47 47 47 51 51 54
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Initial Conditions Input/Output Ports	40 41 42 46 46 47 47 47 47 48 49 49 51 51 54
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up. Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Functions Reset Initial Conditions Pull-high Resistors	40 41 42 46 46 47 47 47 47 48 49 51 51 54 54 55
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Functions Reset Initial Conditions Pull-high Resistors Port A Wake-up	40 41 42 46 46 47 47 47 47 47 47 47 47 51 51 51 51 55 55
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Functions Reset Initial Conditions Input/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers	40 41 42 46 46 47 47 47 47 47 48 49 51 49 51 51 51 55 55 55 55
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Functions Reset Initial Conditions Input/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers I/O Port Source Current Control	40 41 42 46 46 47 47 47 47 48 49 51 51 51 54 55 55 55 55 55
System Operation Modes Control Register Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Considerations Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Functions Reset Initial Conditions Input/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers I/O Port Source Current Control Pin-shared Functions	40 41 42 46 46 47 47 47 47 47 48 49 51 49 51 51 51 55 55 55 55 55 55 55 55 55

December 13, 2016



Timer Module – TM	61
Introduction	61
TM Operation	61
TM Clock Source	61
TM Interrupts	62
TM External Pins	62
TM Input/Output Pin Selection	
Programming Considerations	
Standard Type TM – STM	64
Standard Type Tw – STw	
Standard Type TM Register Description	
Standard Type TM Operating Modes	
Periodic Type TM – PTM	
Periodic TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operating Modes	
Analog to Digital Converter	
A/D Converter Overview	
A/D Converter Register Description	
A/D Converter Operation	
A/D Converter Reference Voltage	
A/D Converter Input Signals	
Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	
A/D Conversion Programming Examples	
USB Auto Detection	101
USB Auto Detection	101
USB Auto Detection Registers	102
Battery Charge Module	103
Battery Charging Constant Current and Constant Voltage Modes	
OCP and OVP Functions	
Battery Charge Module Registers	
Digital to Analog Converter	
Operational Amplifier 0	
SCOM Function for LCD	
LCD Operation	
LCD Bias Current Control	
Interrupts	
Interrupt Registers	
Interrupt Operation	
External Interrupt	
OCVP Interrupt	

December 13, 2016



115
116
117
117
117
117
118
118
119
119
120
121
122
122
122
122
122
123
123
123
123
123
124
124
126
135
136
137



Features

CPU Features

- Operating Voltage:
 - ◆ f_{SYS}=8MHz: 2.2V~5.5V
- Up to 0.5 μs instruction cycle with 8MHz system clock at V_{DD}=5V
- Power down and wake-up functions to reduce power consumption
- Two Oscillators:
 - Internal RC HIRC
 - Internal 32kHz LIRC
- Fully intergrated internal 8MHz oscillator requires no external components
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction



Peripheral Features

- Flash Program Memory: 4K×16
- RAM Data Memory: 128×8
- True EEPROM Memory: 64×8
- Watchdog Timer function
- 20 bidirectional I/O lines
- Programmable I/O port source current for LED driving
- Software controlled 4-SCOM lines LCD driver with 1/2 bias
- Two external interrupt lines shared with I/O pins
- Multiple Timer Modules for time measure, compare match output, capture input, PWM output, single pulse output functions
- Dual Time-Base functions for generation of fixed time interrupt signals
- 8 external channels 12-bit resolution A/D converter
- USB Auto Detector for QC 2.0
- Battery Charge Module
 - PGD(Power Good Detector)
 - + Dual Operational Amplifier functions for current sense
 - + OCP and OVP functions
 - 12-bit DAC
- Low voltage reset function
- Low voltage detect function
- Flash program memory can be re-programmed up to 100,000 times
- Flash program memory data retention > 10 years
- True EEPROM data memory can be re-programmed up to 1,000,000 times
- True EEPROM data memory data retention > 10 years
- Package types: 24/28-pin SSOP



General Description


The HT45F5R is an ASSP MCU specifically designed for battery charger applications. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

The device includes an integrated multi-channel 12-bit A/D converter and an LCD driver. Multiple and extremely flexible Timer Modules provide timing, pulse generation, capture input, compare match output, single pulse output and PWM generation functions. Protective features such as an internal Watchdog Timer and Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of high speed and low speed internal oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

This device contains a programmable I/O port source current function which is used to implement LED driving function. Also the inclusion of flexible I/O programming features, Time-Base functions along with a range of circuit functions for battery charge implementation, further enhance device functionality and flexibility for wide range of application possibilities.

Block Diagram





Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The actual device and its equivalent OCDS EV device share the same package type, however the OCDS EV device part number is HT45V5R. Pins OCDSCK and OCDSDA which are pin-shared with PA2 and PA0 are only used for the OCDS EV device.



Pin Description

With the exception of the power pins and some relevant transformer control pins, all pins on this device can be referenced by their Port name, e.g. PA0, PA1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	OP	I/T	O/T	Description
PA0/VREF/	PA0	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
OCDSDA/ICPDA	VREF	PAS0	AN	—	ADC reference voltage input
	OCDSDA	_	ST	CMOS	OCDS address/data line, for EV chip only.
	ICPDA	_	ST	CMOS	ICP address/data line
PA1/AN0/D+	PA1	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	AN0	PAS0	AN	_	ADC input channel
	D+	PAS0		AN	DAC0 output
PA2/AN1/	PA2	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
OCDSCK/ ICPCK	AN1	PAS0	AN	_	ADC input channel
ICPCK	OCDSCK	_	ST	_	OCDS clock line, for EV chip only.
	ICPCK	_	ST	_	ICP clock line
PA3/AN2/D-	PA3	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA3/AN2/D-	AN2	PAS0	AN	_	ADC input channel
	D-	PAS0	—	AN	DAC1 output
PA4/AN3/STP	PA4	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	AN3	PAS1	AN	_	ADC input channel
	STP	PAS1		CMOS	STM output
PA5/AN4/STCK	PA5	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	AN4	PAS1	AN	_	ADC input channel
	STCK	PAS1	ST	_	STM clock input
	PA6	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA6/INT0/AN5/ STPI	INT0	PAS1 INTEG INTC0	ST	_	External interrupt input
	AN5	PAS1	AN		ADC input channel
	STPI	PAS1	ST	_	STM capture input



Pin Name	Function	OP	I/T	O/T	Description		
PA7/AN6/A1P	PA7	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.		
	AN6	PAS1	AN	_	ADC input channel		
	A1P	PAS1	ST	—	OPA1 positive external input pin		
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
PB0/PTCK0/	PTCK0	PBS0	ST	—	PTM0 clock input		
INT1	INT1	PBS0 INTEG INTC2	ST	_	External interrupt input		
PB1/PTP0I	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
	PTP0I	PBS0	ST	—	PTM0 capture input		
PB2/PTP0	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
	PTP0	PBS0	_	CMOS	S PTM0 output		
PB3/PTP0B	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
	PTP0B	PBS0	—	CMOS	PTM0 inverted output		
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.		
PB4/SCOM0/ PTP1	SCOM0	SCOMC PBS1	—	SCOM	Software controlled LCD common output		
	PTP1	PBS1	—	CMOS	PTM1 output		
PB5/SCOM1	PB5 PBPU PBS1 ST CMOS General purpose I/O. Register enabled		General purpose I/O. Register enabled pull-high.				
FB3/3CONT	SCOM1	SCOMC PBS1	—	SCOM	Software controlled LCD common output		
PB6/SCOM2	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.		
FB0/SCOW2	SCOM2	SCOMC PBS1	—	SCOM	Software controlled LCD common output		
PB7/SCOM3	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.		
PB7/3COM3	SCOM3	SCOMC PBS1	—	SCOM	Software controlled LCD common output		
PC0	PC0	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-high.		
PC1/PTP1I	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
	PTP1I	PCS0	ST	—	PTM1 capture input		
PC2/PTP1B	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
	PTP1B	PCS0		CMOS	PTM1 inverted output		
PC3/PTCK1	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.		
	PTCK1	PCS0	ST	-	PTM1 clock input		
A1X	A1X			AN	OPA1 output		
A1N	A1N	—	AN	—	OPA1 negative input		
SenselN	SenselN		AN		OPA1 signal input		
Isense	Isense	—	AN		Current sense input		
Vsense	Vsense	—	AN	—	Voltage sense input		



Pin Name	Function	OP	I/T	O/T	Description
CP0N	CP0N	—	AN	_	CMP0 negative input
			PWR		Digital positive power supply
VDD/AVDD AVDD		—	PWR	_	Analog positive power supply
VSS			PWR	_	Digital negative power supply
VSS/AVSS	AVSS	—	PWR	—	Analog negative power supply

Lenged: I/T: Input type;

O/T: Output type;

OP: Optional by register option;

PWR: Power; CMOS: CMOS output; AN: Analog signal;

ST: Schmitt Trigger input; CMOS: CMOS output; AN: Analog signal;
*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

**: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

Absolute Maximum Ratings

Supply Voltage	V_{SS} =0.3V to V_{SS} =6.0V
Input Voltage	V_{SS} =0.3V to V_{DD} =0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	
IoL Total	
I _{OH} Total	-80mA
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

	Dementer		Test Conditions		_		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage (HIRC)	_	f _{SYS} =f _{HIRC} =8MHz	2.2	—	5.5	V
		3V	No load, all peripherals off, WDT	_	0.8	2.0	mA
I _{DD}	Operating Current (HIRC)	5V	enable, LVR enable, OPA enable, OCP/OVP enable, f _{SYS} =f _{HIRC} =8MHz	_	1.5	3.0	mA
DD		3V	No load, all peripherals off,	_	0.35	1.2	mA
Operating Current	Operating Current (LIRC)	5V	OPA enable ,OCP/OVP enable, f _{SYS} =f _{LIRC} =32kHz	_	0.52	1.3	mA
	Standby Current (IDLE0 Mode, LIRC on)	5V	No load, ADC off, WDT enable, LVR disable, OPA enable, OCP/OVP enable	_	0.47	1.0	mA
	Standby Current (IDLE1 Mode, HIRC)	5V	No load, ADC off, WDT enable, f_{SYS} =8MHz on, OPA enable, OCP/OVP enable	_	0.89	3.0	mA
Istb	Standby Current (SLEEP0 Mode, LIRC off)	5V	No load, ADC off, WDT disable, LVR disable, OPA enable, OCP/OVP enable	_	0.46	1.0	mA
	Standby Current (SLEEP1 Mode, LIRC on)	5V	No load, ADC off, WDT enable, LVR disable, OPA enable, OCP/OVP enable	_	0.47	1.0	mA
VIL	Input Low Voltage for I/O Porte	5V	_	0	_	1.5	V
VIL	Input Low Voltage for I/O Ports	_	—	0	_	0.2V _{DD}	V
VIH	Input Low Voltage for I/O Ports - - 0 - 0.2Vpl Input High Voltage for I/O Ports 5V - 3.5 - 5 Ports - - 0.8Vpp - Vpp 3V Vpl=0.1Vpp 15.5 31 -	5	V				
VIH	Ports	—	_	$0.8V_{\text{DD}}$	—	VDD	V
IOL	Sink Current for I/O Port	3V	V _{OL} =0.1V _{DD}	15.5	31		mA
IOL		5V	Vol=0.1VDD	31	62		mA
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=00B (n=0,1, m=0 or 2 or 4 or 6)	-0.7	-1.4	_	mA
		5V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=00B (n=0,1, m=0 or 2 or 4 or 6)	-1.4	-2.8	_	mA
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=01B (n=0,1, m=0 or 2 or 4 or 6)	-1.2	-2.4	_	mA
		5V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=01B (n=0,1, m=0 or 2 or 4 or 6)	-2.5	-5.0	_	mA
Іон	Source Current for I/O Ports	3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=10B (n=0,1, m=0 or 2 or 4 or 6)	-1.7	-3.5	_	mA
		5V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=10B (n=0,1, m=0 or 2 or 4 or 6)	-3.5	-7.0	_	mA
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=11B (n=0,1, m=0 or 2 or 4 or 6)	-3.5	-7.0	_	mA
		5V	V _{OH} =0.9V _{DD} , SLEDCn[m+1, m]=11B (n=0,1, m=0 or 2 or 4 or 6)	-7.2	-14.5	_	mA
	Pull-high Resistance for I/O	3V	_	20	60	100	kΩ
Rph	Ports	5V	_	10	30	50	kΩ
ILEAK	Input Leakage Current	5V	VIN=VDD or VIN=VSS	_	_	±1	μA



A.C. Characteristics

	_	Te	est Conditions	Min			Unit
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	Max.	
£	System Clock (HIRC)	2.4V ~ 5.5V	f _{sys} =f _{HIRC} =8MHz	_	8	_	MHz
f _{SYS}	System Clock (LIRC)	2.2V ~ 5.5V	f _{sys} =f _{linc} =32kHz	_	32	_	kHz
		3V/5V	Ta=25°C	- 2%	8	+ 2%	MHz
f _{LIRC}	High Speed Internal RC	3V/5V	Ta=0°C ~ 70°C	- 5%	8	+ 5%	MHz
	Oscillator (HIRC)	2.2V ~ 5.5V	Ta=0°C ~ 70°C	- 8%	8	+ 8%	MHz
		2.2V ~ 5.5V	Ta= -40°C ~ 85°C	- 12%	8	+ 12%	MHz
f _{LIRC}	Low Speed Internal RC Oscillator (LIRC)	2.2V ~ 5.5V	Ta= -40°C ~ 85°C	4	32	80	kHz
trstd	System Reset Delay Time (POR Reset, LVR Hardware Reset, WDT Software Reset)	_	_	10	50	100	ms
	System Reset Delay Time (WDT Time-out Hardware Cold Reset)	_	_	10	16.7	50	ms
	System Start-up Timer Period (Wake-up from Power Down	_	f _{SYS} =f _H ~ f _H / 64, f _H =f _{HIRC}	16	_	_	t _{HIRC}
t _{SST}	Mode and f _{SYS} off)	—	f _{SYS} =f _{SUB} =f _{LIRC}	2	—	—	tLIRC
4331	System Start-up Timer Period (Wake-up from Power Down Mode and f _{SYS} on)	_	f _{SYS} =f _{LIRC}	2	_	_	t _{sys}
tint	External Interrupt Minimum Pulse Width	_	_	0.3	_	_	μs
t _{EERD}	EEPROM Read Time	_	_	_	2	5	t _{sys}
t _{EEWR}	EEPROM Write Time	_	—	_	3	7	ms
tтск	STCK and PTCKn Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t _{трі}	STPI and PTPnI Pin Minimum Pulse Width	_	_	0.3	_	_	μs

Note: 1. t_{SYS}=1/f_{SYS}.

2. To maintain the accuracy of the internal HIRC oscillator frequency, a $0.1\mu F$ decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.



A/D Converter Electrical Characteristics

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit
V _{DD}	Operating Voltage	-	—	2.7	_	5.5	V
VADI	Input Voltage	_	_	0	_	V_{REF}	V
VREF	Reference Voltage	_	_	2	_	V _{DD}	V
		3V	VREF=VDD, tADCK=0.5µs			±3	
DNL	Differential Nonlinearity	5V	V _{REF} =V _{DD} , t _{ADCK} =0.5µs]	_		
DINL		3V	V _{REF} =V _{DD} , t _{ADCK} =10µs] —			LSB
		5V	V _{REF} =V _{DD} , t _{ADCK} =10µs]			
		3V	V _{REF} =V _{DD} , t _{ADCK} =0.5µs				LSB
INL	Internal Newline exity	5V	V _{REF} =V _{DD} , t _{ADCK} =0.5µs				
IINL	Integral Nonlinearity	3V	V _{REF} =V _{DD} , t _{ADCK} =10µs] —	-	±4	
		5V	V _{REF} =V _{DD} , t _{ADCK} =10µs]			
1	Additional Current for ADC Enable	3V	No load (t _{ADCK} =0.5µs)	_	1	2	mA
ADC	Additional Current for ADC Enable	5V	No load (t _{ADCK} =0.5µs)	_	1.5	3	mA
t _{ADCK}	Clock Period	_	_	0.5	_	10	μs
t _{on2st}	ADC on to ADC Start	—	—	4	_	_	μs
t _{ADS}	Sampling Time	—	_	—	4	—	t ADCK
tadc	Conversion Time (Include ADC Sample and Hold Time)	_	_	_	16	_	t ADCK

LVD&LVR Electrical Characteristics

Ta=25°0									
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit		
Symbol		VDD	Conditions	IVIIII.		IVIAX.	Unit		
V _{DD}	Operating Voltage	_	—	VLVR	_	5.5	V		
V _{LVR}	Low Voltage Reset Voltage	_	LVR enable	- 5%	2.1	+ 5%	V		
		_	LVD enable, voltage select 2.0V	- 5%	2.0	+ 5%			
		_	LVD enable, voltage select 2.2V	- 5%	2.2	+ 5%			
		_	LVD enable, voltage select 2.4V	- 5%	2.4	+ 5%			
V	Low Veltage Detection Veltage	_	LVD enable, voltage select 2.7V	- 5%	2.7	+ 5%	V		
V _{LVD}	Low Voltage Detection Voltage	_	LVD enable, voltage select 3.0V	- 5%	3.0	+ 5%	V		
		_	LVD enable, voltage select 3.3V	5%	3.3	+ 5%			
		_	LVD enable, voltage select 3.6V	- 5%	3.6	+ 5%			
		_	LVD enable, voltage select 4.0V	- 5%	4.0	+ 5%			
	On anothing Coursest	5V	LVD enable, LVR enable, VBGEN=0	_	20	25	μA		
IOP	Operating Current	5V	LVD enable, LVR enable, VBGEN=1	_	200	300	μA		
t _{LVDS} LVDO Stat		_	For LVR enable, VBGEN=0, LVD off \rightarrow on	_	_	15	μs		
	LVDO StableTime	_	For LVR disable, VBGEN=0, LVD off \rightarrow on	_		150	μs		
t _{LVR}	Minimum Low Voltage Width to Reset	_	_	28	500	640	μs		



Reference Voltage Characteristics

						Т	a=25°C
Symbol Baramatar			Test Conditions	Min.	Turn	Max	l lmit
Symbol	Symbol Parameter	VDD	Conditions	win.	Тур.	Max.	Unit
V _{BG}	Bandgap Reference Voltage	_	—	- 5%	1.09	+ 5%	V
t _{BGS}	VBG Turn on Stable Time	_	—	_	_	150	μs

Note: The V_{BG} voltage is used as the A/D converter internal signal input.

LCD Electrical Characteristics

Symbol	nbol Parameter -		Test Conditions			Max.	Unit
Symbol			Conditions	Min.	Тур.	Wax.	Unit
		5V	ISEL[1:0]=00B	17.5	25	32.5	μA
	V /2 bigg ourrent for LCD	5V	ISEL[1:0]=01B	35	50	65	μA
BIAS	V _{DD} /2 bias current for LCD	5V	ISEL[1:0]=10B	70	100	130	μA
		5V	ISEL[1:0]=11B	140	200	260	μA
V _{SCOM}	V _{DD} /2 voltage for LCD COM port	2.2V~5.5V	No load	0.475 V _{DD}	0.5 V _{DD}	0.525 V _{DD}	V

DAC Electrical Characteristics

						Т	a=25°C
Symphol	Devenator		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	2.3	_	5.5	V
VDACO	Output Voltage Range	_	_	Vss	_	V _{DD}	V
Idac	Additional Current for DAC Enable	5V		_	500	600	μA

Note: DAC Voltage Formula: $(D[11:0]/2^{12}) \times V_{DD}$.

OPA Characteristics

						Т	a=25°C
Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Farameter		Conditions		Тур.	WidX.	Unit
D.C. Charao	cteristics						
V _{DD}	Operating Voltage	_	_	2.3	_	5.5	V
V _{os}	Input Offset Voltage	5V	Without calibration (A0OF[4:0]=10000B)	-15	_	15	mV
		5V	With calibration	-4	_	+4	mV
V _{CM}	Common Mode Voltage Range	5V	—	Vss	_	V _{DD} -1.4	V
ISOURCE	Output Current	5V	INP=1V, INN=0V, V _{OUT} =4.5V	3	5	—	mA
Isink	Output Current	50	INP=0V, INN=1V, Vout=0.5V	5	7	—	mA
A.C. Charac	cteristics						
AOL	Open Loop Gain	5V	—	60	80	_	dB
SR	Slew Rate	5V	No load	_	0.3	_	V/µs
GBW	Gain Bandwidth	5V	$\label{eq:V_CM} \begin{array}{l} V_{\text{CM}} = V_{\text{DD}} 1.4, \ R_{\text{L}} = 1 M \Omega, \\ C_{\text{L}} = 100 p F \end{array}$	1	2	_	MHz



OVP Electrical Characteristics

							Ta=25°C
Symbol	Test Conditions			Turn	Max.	Unit	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Wax.	Unit
V _{DDC}	OVP Operating Voltage	_	—	4.6		5.5	V
IDDC	OVP Operating Current	5V	_	_		235	μA
V _{HYS}	Hysteresis Width	_	—	20	40	60	mV
Vсм	Input Common Mode Range	_	_	Vss		V _{DD} -1.4	V
Aol	Comparator Open Loop Gain	_	_	60	80	—	dB
OVPD	Vsense over Voltage Detection	5V	_	-3%	3V	+3%	V
OVPRS	OVP Response Time	_	_		0.25	8	ms

Note: The OVP module is integraged with a comparator and the internal 3V voltage is provided to the comparator negative. The OVPD verification purpose is that, when Vsense is more than 3V, the comparator outputs high level, otherwise low level.

OCP Electrical Characteristics

							Ta=25°C
Symbol	Parameter	Test Conditions		Min.	Turn	Max.	Unit
Symbol	Falameter	VDD	Conditions	IVIIII.	Тур.	Wax.	Unit
VDDC	OCP Operating Voltage	—	—	4.6	—	5.5	V
IDDC	Comparator Operating Current	5V	—	_	—	200	μA
Vcmpos	Comparator Input Offset Voltage	5V	—	-15		15	mV
V _{HYS}	Hysteresis Width	_	_	20	40	60	mV
Vсм	Input Common Mode Range	_	_	Vss	—	V _{DD} -1.4	V
Aol	Comparator Open Loop Gain	_	_	60	80	—	dB
OCPRS	OCP Response Time	—	V _{OD} =10mV, C _L =3pF		0.25	8	ms

Power Good Characteristics

Ta=25°C

Symbol	Parameter		Test Condition	Min. Typ.		Max.	Unit
Symbol	Farameter	VDD	Conditions			IVIAX.	Unit
V _{DET}	Detection Voltage	—	—	-3%	4.6V	+3%	V
IDDC	Power Good Operating Current	5V	_	_	_	85	μA
TPDS	Power Good Output Stable Time	—	_	125	250	500	μs




USB Auto Detector Electrical Characteristics

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Uni
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	wax.	Uni
V _{DAC}	DAC Operation Voltage	_	—	2.2	—	5.5	V
I	DAC Operation Current	3V	No load	—	0.6	0.9	m/
DAC	DAC Operation Current	5V	No load	—	1.0	1.5	m/
IDACSD	DAC Shutdown Current	—	No load	—	—	0.1	μA
NR	DAC Resolution	—	_		8	—	bit
DNL	DAC Differential Nonlinearity	—	No load, DAC reference=V _{DD}	—	—	±1	LS
INL	DAC Integral Nonlinearity	_	No load, DAC reference=V _{DD}	—	—	±2	LS
VDACO	Output Voltage Denge	_	Code=00H	Vss	_	V _{SS} + 0.2	V
VDACO	Output Voltage Range	_	Code=0FFH	V _{REF} - 0.2	_	VREF	V
V _{REF}	Reference Voltage	_	_	2	—	V _{DD}	V
		3V	C _{LOAD} =50pF	—	—	6.2	με
tsт	Settling Time	5V	C _{LOAD} =50pF	_	_	6.2	με
D	P2D Output Desister	3V	_	_	3	_	k۵
Ro	R2R Output Resistor	5V	_	_	5	—	k۵
R _{ON}	Analog Switch on Resistance between D+ and D-	5V	_	_	25	35	Ω
D	Pull low Pasiatanas for Du	3.5V		700	1300	1850	k۵
R _{PL1}	Pull-low Resistance for D+	5V		400	900	1400	k۵
D	Pull-low Resistance for D-	3.5V		15	20	23	k۵
R _{PL2}	Pull-low Resistance for D-	5V		15	20	23	k۵
ERR	The Error for D+, D- Output	5V	DAC reference=V _{DD} , DAC digital value=144, D+, D- connect 150kΩ to ground	2.57	2.7	2.84	V
EKK	Voltage	5V	DAC reference=V _{DD} , DAC digital value=107, D+, D- connect 150kΩ to ground	1.9	2.0	2.1	V
R₀	The Sum of Dy B1 and Dy D2	3V	_	2	4	6	k۵
NU	The Sum of Dx_R1 and Dx_R2	5V		2	4	6	k۵
RR₀	The Ratio of Dx R1/Dx R2	3V	—	-2%	1:1	+2%	
		5V		-2%	1:1	+2%	_
Vон	Output High Voltage for I/O Derte	3V	I _{он} = -7mA	2.7	—	_	V
VOH	Output High Voltage for I/O Ports	5V	I _{он} = -14mA	4.5	—	—	V
Max	Output Low Voltors for 1/0 Darts	3V	I₀∟=31mA		—	0.3	V
Vol	Output Low Voltage for I/O Ports	5V	I _{oL} =62mA	_	_	0.5	V



Power on Reset Electrical Characteristics

						Та	a=25°C
Symbol	Symbol Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Falameter	V_{DD}	Conditions	IVIIII.	тур.	IVIAA.	Unit
V _{POR}	$V_{\mbox{\scriptsize DD}}$ Start Voltage to Ensure Power-on Reset	_	—	—	_	100	mV
RRPOR	V _{DD} Rising Rate to Ensure Power-on Reset	—	—	0.035	_	_	V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	—	_	1	_	_	ms






System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and Periodic performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications

Clocking and Pipelining

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clock and Pipelining



For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.





Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter				
Program Counter High byte PCL Register				
PC11~PC8	PCL7~PCL0			


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.



Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching. If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory are Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, this Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by this device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the specific page if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed. Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	
mov a,0Fh	; initialise high table pointer
mov tbhp,a	
:	
:	
tabrd tempreg1	; transfers value in table referenced by table pointer data at program
	; memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrdc tempreg2	; transfers value in table referenced by table pointer data at program
	; memory address "OFO5H" transferred to tempreg2 and TBLH in this
	; example the data "1AH" is transferred to tempreg1 and data "OFH" to
	; register tempreg2
:	
:	
-	; sets initial address of program memory
dc 00Ah, 00Bh, 00C	h, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:	
:	




In Circuit Programming – ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory and EEPROM data memory can both be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and ground. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.



On-Chip Debug Support – OCDS

There is an EV chip named HT45V5R which is used to emulate the HT45F5R device. This EV chip device also provides an "On-Chip Debug" function to debug the device during the development process. The EV chip and the actual MCU device are almost functionally compatible except for the "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS Clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For a more detailed OCDS description, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD	Power Supply
GND	VSS	Ground



RAM Data Memory


The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Divided into two types, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into two banks. The Special Purpose Data Memory registers addressed from 00H~7FH in Data Memory are common and accessible in Bank 0 and the EEC register at the address 40H in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for the device is the address 00H.

Special Purpos	e Data Memory	General Purpos	e Data Memory
Available Banks	Banks	Capacity	Banks
0,1	Bank 0: 00H~7FH Bank 1: 40H (EEC)	128×8	Bank 0: 80H~FFH



Data Memory Summary

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.



Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

	Bank 0	Bank 1		Bank
00H	IAR0		30H	SENS
01H	MP0		31H	A0VC
02H	IAR1		32H	PGD
03H	MP1		33H	
04H	BP		34H	MFI
05H	ACC		35H	MFI
06H	PCL		36H	MFI
07H	TBLP		37H	PTM0
08H	TBLH		38H	PTM0
09H	TBHP		39H	PTM0
0AH	STATUS		ЗАН	PTM0
0BH	LVDC		звн	PTM0
0CH	INTEG		зсн	PTM0
0DH	SCC		3DH	PTMOF
0EH	HIRCC		3EH	PTM0F
0FH	RSTFC		3FH	
10H	SADOL		40H	
11H	SADOH		41H	EEA
12H	SADC0		42H	EED
13H	SADC1		43H	PTM1
14H	PA		44H	PTM1
15H	PAC		45H	PTM1
16H	PAPU		46H	PTM1
17H	PAWU		47H	PTM1
18H	PAS0		48H	PTM1
19H	PAS1		49H	PTM1F
1AH	WDTC		4AH	PTM1F
1BH	PB		4BH	
1CH	PBC		4CH	
1DH	PBPU		4DH	
1EH	PBS0		4EH	
1FH	PBS1		4FH	
20H	PC		50H	SLED
21H	PCC		51H	SLED
22H	PCPU		52H	ADUD
23H	PCS0		53H	ADUD
24H	TBC		54H	ADU
25H			55H	ADU
26H	SCOMC		56H	DAC
27H	STMC0		57H	DAC
28H	STMC1		58H	
29H	STMDL		59H	INTC
2AH	STMDH		5AH	INTC
2BH	STMAL		5BH	INTC
2CH	STMAH		5CH	
2DH	CHRGEN			
2EH			2	5
2FH	DACC		7FH	
	2			

	Bank 0	Bank 1
30H	SENSW	
31H	A0VOS	
32H	PGDR	
33H		
34H	MFI0	
35H	MFI1	
36H	MFI2	
37H	PTM0C0	
38H	PTM0C1	
39H	PTM0DL	
3AH	PTM0DH	
3BH	PTM0AL	
3CH	PTM0AH	
3DH	PTMORPL	
3EH	PTMORPH	
3FH	-	
40H		EEC
41H	EEA	-
42H	EED	
43H	PTM1C0	
44H	PTM1C1	
45H	PTM1DL	
46H	PTM1DH	
47H	PTM1AL	
48H	PTM1AH	
49H	PTM1RPL	
4AH	PTM1RPH	
4BH		
4CH		
4DH		
4EH		
4FH		
50H	SLEDC0	
51H	SLEDC1	
52H	ADUDA0	
53H	ADUDA1	
54H	ADUC0	
55H	ADUC1	
56H	DACL	
57H	DACH	
58H		
59H	INTC0	
5AH	INTC1	
5BH	INTC1	
5CH	-	
^	÷ ^	* *
7FH		

: unused, read as 00H

Special Purpose Data Memory



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section 'data
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
       db ?
block
code .section at 0 'code'
orgOOh
start:
     mov a,04h
                         ; setup size of block
    mov block,a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
     mov mp0,a
                         ; setup memory pointer with first RAM address
loop:
     clr IARO
                         ; clear the data at address defined by mp0
     inc mp0
                         ; increment memory pointer
     sdz block
                         ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



Bank Pointer – BP

For this device, the Data Memory is divided into two banks, Bank0 and Bank1. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 of the Bank Pointer is used to select Data Memory Banks 0~1.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from Bank1 must be implemented using Indirect Addressing.

BP Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_		DMBP0
R/W	—	—	—	—		—		R/W
POR	—	—	—	—	—	_		0

Bit $7 \sim 1$ Unimplemented, read as "0"

Bit 0 **DMBP0**: Select Data Memory Banks 0: Bank 0 1: Bank 1

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_		TO	PDF	OV	Z	AC	С
R/W	_		R	R	R/W	R/W	R/W	R/W
POR	—		0	0	х	х	х	х
							">	<": unknow
Bit 7~6	Unimple	emented, re	ad as "0"					
Bit 5	0: Afte	· ·	0	•	R WDT" or	"HALT" in	struction	
Bit 4	PDF : Power down flag 0: After power up or executing the "CLR WDT" instruction 1: By executing the "HALT" instruction							
Bit 3	 OV: Overflow flag 0: No overflow 1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa. 							
Bit 2		result of ar	arithmetic arithmetic					
Bit 1	 1: The result of an arithmetic or logical operation is zero AC: Auxiliary flag 0: No auxiliary carry 1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction 							
Bit 0	1: An o not t	carry-out operation re ake place d	esults in a c luring a sub y a rotate th	otraction op	eration	n operation	or if a borr	ow does



EEPROM Data Memory

This device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 64×8 bits for this device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address register and a data register in Bank 0 and a single control register in Bank 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Bank1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
EEA	_	—	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0	
EED	D7	D6	D5	D4	D3	D2	D1	D0	
EEC	_	—	—	—	WREN	WR	RDEN	RD	

EEPROM Control Registers List

EEA Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR		—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 EEA5~EEA0: EEPROM address

EEPROM address bit $5 \sim bit 0$



EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: EEPROM data

EEPROM data bit $7 \sim bit 0$

EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	WREN	WR	RDEN	RD
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	_	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: EEPROM Write Enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 **RDEN**: EEPROM Read Enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.



Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. Then the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initial a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global, EEPROM Interrupt are enabled and the stack is not full, a subroutine call to the EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EEPROM Interrupt flag DEF will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be Periodic by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

• Reading data from the EEPROM – polling method

MOV A, EEPROM_ADRES	; user defined address
MOV EEA, A	
MOV A, 040H	; setup memory pointer MP1
MOV MP1, A	; MP1 points to EEC register
MOV A, 01H	; setup Bank Pointer
MOV BP, A	
SET IAR1.1	; set RDEN bit, enable read operations
SET IAR1.0	; start Read Cycle - set RD bit
BACK:	
SZ IAR1.0	; check for read cycle end
JMP BACK	
CLR IAR1	; disable EEPROM write
CLR BP	
MOV A, EED	; move read data to register
MOV READ DATA, A	

· Writing Data to the EEPROM - polling method

MOV A, EEPROM_ADRES MOV EEA, A	; user defined address
	; user defined data
MOV A, 040H	; setup memory pointer MP1
MOV MP1, A	; MP1 points to EEC register
MOV A, 01H	; setup Bank Pointer
MOV BP, A	
CLR EMI	
SET IAR1.3	; set WREN bit, enable write operations
SET IAR1.2	; start Write Cycle - set WR bit- executed immediately after
	; set WREN bit
SET EMI	
BACK:	
SZ IAR1.2	; check for write cycle end
JMP BACK	
CLR IAR1	; disable EEPROM write
CLR BP	



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through relevant control registers.

Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, this device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

ſ	Туре	Name	Freq.
	Internal High Speed RC	HIRC	8MHz
	Internal Low Speed RC	LIRC	32kHz

Oscillator	Types
------------	-------

System Clock Configurations

There are two methods of generating the system clock, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator. The low speed oscillator is the internal 32kHz RC oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2 ~ CKS0 bits in the SCC register and as the system clock can be dynamically selected.



System Clock Configurations



Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at temperature of 25°C degrees, the fixed oscillation frequency of the HIRC will have a tolerance within 2%.

Internal 32kHz Oscillator – LIRC

The internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Supplementary Oscillator

The low speed oscillator, in addition to providing a system clock source is also used to provide a clock source to two other device functions. These are the Watchdog Timer and the Time Base Interrupts.

Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

This device has two different clock sources for both the CPU and peripheral function operation. By providing the user with clock selections using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, f_H , or a low frequency, f_{SUB} , and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from HIRC oscillator. The low speed system clock source can be sourced from the internal clock f_{SUB} . The other choice, which is a divided version of the high speed system oscillator has a range of $f_H/2~f_H/64$.

There is one additional internal clock for the peripheral circuits, the Time Base clock, f_{TBC} . f_{TBC} is sourced from the LIRC oscillator. The f_{TBC} clock is used as a source for the Time Base interrupt functions and for the TM.





Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator can be stopped to conserve the power or continue to oscillate to provide the clock source, $f_{H}\sim f_{H}/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation Mode	CPU	Relat	ed Registe	er value	£	£	£	£	
Operation mode	CPU	FHIDEN	N FSIDEN CKS[2:0]		f _{sys}	f _H	f _{suв}	f _{LIRC}	
NORMAL Mode	On	х	х	000~110	On	On	On	On	
SLOW Mode	On	х	х	111	On	On/Off ⁽¹⁾	On	On	
IDLE0 Mode	0#	Off	0	1	000~110	Off	Off	On	On
IDLE0 Widde	Oli			111	On	Oli		On	
IDLE1 Mode	Off	1	1	XXX	On	On	On	On	
IDLE2 Mode	Off	0"	1	0	000~110	On	On	Off	On
IDLE2 Mode	Oli		0	111	Off	UI	Оп	On	
SLEEP Mode	Off	0	0	XXX	Off	Off	Off	On/Off ⁽²⁾	

"x ": Don't care

Note: 1.The $f_{\rm H}$ clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from HIRC oscillators. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from either the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped, and the f_{SUB} clock to peripheral will be stopped too, but the Watchdog Timer function is decided by user application.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but if the system oscillator is low speed system oscillator, it may continue to provide a clock source to keep some peripheral functions operational.

IDLE1 Mode

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator.



IDLE2 Mode

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the system oscillator will be inhibited from driving the CPU but if the system oscillator is high speed system oscillator, it may continue to provide a clock source to keep some peripheral functions operational.

Control Register

The registers, SCC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0		_	_	FHIDEN	FSIDEN
HIRCC	—	—	—	—	—	_	HIRCF	HIRCEN

System Operating Mode Control Registers List

SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	—	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	_	R/W	R/W
POR	0	0	0	—	—	—	0	0

Dit / 5	CIRSE CIRSE System clock selection
	000: f _H
	$001: f_{\rm H}/2$
	010: f _H /4
	011: f _H /8
	100: f _H /16
	101: f _H /32
	110: f _H /64
	111: f _{SUB}
	These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.
Bit 4~2	Unimplemented, read as "0"
Bit 1	FHIDEN: High Frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.
Bit 0	FSIDEN : Low Frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction. The LIRC oscillator is controlled by this bit together with the WDT function enable control when the WDT function is enabled. If this bit is cleared to 0 but the WDT function is enabled, the LIRC oscillator will also be enabled.



HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	HIRCF	HIRCEN
R/W	_	—	—	—	—	_	R	R/W
POR	—	_	_	—	—	—	0	1

Bit 7~2 Unimplemented, read as "0".

Bit 1 **HIRCF**: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control


0: Disable

1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bit in the SCC register.






NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111"in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode requires this oscillator to be stable before full mode switching occurs.






SLOW Mode to NORMAL Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the NORMAL mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000" ~"110" and then the system clock will respectively be switched to f_{H} ~ $f_{H}/64$.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the NORMAL mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the A.C. characteristics.



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN and FSIDEN bit in SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.



Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in SCC register equal to "0" and the FSIDEN bit in SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be off and the f_{SUB} clock will be on and the application program will stop at the "HALT" instruction.
- · The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in SCC register equal to "1" and the FSIDEN bit in SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in SCC register equal to "1" and the FSIDEN bit in SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be on and the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared .
- The WDT will be cleared and resume counting as the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE 2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or IDLE0~2 Mode, where the system clock source to the CPU will be stopped. However when the device is woken up again, it can take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction, the interrupt will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal f_{LIRC} clock which is supplied by the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate frequency of 32kHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with V_{DD}, temperature and process variations. The WDT can be enabled/disabled using the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation. The WRF software reset flag will be indicated in the RSTFC register. These registers control the overall operation of the Watchdog Timer.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~ 3 WE4 ~ WE0: WDT function software control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after $2\sim3$ LIRC clock cycles and the WRF bit in the RSTFC register will be set to 1.

Bit 2~ 0 WS2 ~ WS0: WDT Time-out period selection

000: $2^{8}/ f_{LIRC}$ 001: $2^{9}/f_{LIRC}$ 010: $2^{10}/f_{LIRC}$ 011: $2^{11}/f_{LIRC}$ (default) 100: $2^{12}/f_{LIRC}$ 101: $2^{13}/f_{LIRC}$ 110: $2^{14}/f_{LIRC}$ 111: $2^{15}/f_{LIRC}$ hese three bits determ

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	LVRF	_	WRF
R/W	—	_	_	—	_	R/W	_	R/W
POR	—	—	—	—		х		0

"x": unknown

- Bit 7~3 Unimplemented, read as "0"
- Bit 2 LVRF: LVR function reset flag Described elsewhere.



 Bit 1
 Unimplemented, read as "0"

 Bit 0
 WRF: WDT control register software reset flag

 0: Not occur
 1: Occurred

 This bit is set to 1 by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there are five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values by the environmental noise or software setting, except 01010B and 10101B, it will reset the device after 2~3 LIRC clock cycles. After power on these bits will have the value of 01010B.


WE4 ~ WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{15} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2^{15} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.



Watchdog Timer



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.

Reset Functions

There are several ways in which a microcontroller reset can occur, each of which will be described as follows.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Note: t_{RSTD} is power-on delay with typical time=50ms Power-On Reset Timing Chart

Low Voltage Reset — LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset should the value fall below a certain predefined level. The LVR function is always enabled during the normal and slow modes with a specific LVR voltage V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for greater than the value t_{LVR} specified in the LVD & LVR Electrical Characteristics. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} is 2.1V, the LVR will reset the device after 2~3 LIRC clock cycles. Note that the LVR function will be automatically disabled when the device enters the power down mode.



Note: t_{RSTD} is power-on delay with typical time=50ms Low Voltage Reset Timing Chart

December 13, 2016



RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	LVRF	—	WRF
R/W	_	_	_	_	_	R/W	_	R/W
POR	_	_	_	_	_	х	_	0

"x": unknown

- Bit 2 LVRF: LVR function reset flag
 - 0: Not occurred
 - 1: Occurred

This bit is set to 1 when a specific low voltage reset condition occurs. Note that this bit can only be cleared to 0 by the application program.

- Bit 1 Unimplemented, read as "0"
- Bit 0 WRF: WDT control register software reset flag Described elsewhere.

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation is the same as an LVR reset except that the Watchdog time-out flag TO will be set to "1".

WDT Time-out	[
Internal Reset	t _{RSTD} + t _{SST}

Note: t_{RSTD} is power-on delay with typical time=16.7ms WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table.

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.



Register	Reset (Power On)	WDT Time-out (Normal Operation)	WDT Time-out (HALT)*
IAR0	XXXX XXXX	XXXX XXXX	uuuu uuuu
MP0	XXXX XXXX	XXXX XXXX	uuuu uuuu
IAR1	XXXX XXXX	XXXX XXXX	uuuu uuuu
MP1	XXXX XXXX	XXXX XXXX	uuuu uuuu
BP	0	0	0
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu
ТВНР	X X X X	uuuu	uuuu
STATUS	00 x x x x	1u uuuu	11 uuuu
LVDC	00 0000	00 0000	uu uuuu
INTEG	0000	0000	uuuu
SCC	00000	00000	uuuuu
HIRCC	01	0 1	u u
RSTFC	x - 0	u - u	u - u
SADOL	X X X X	x x x x	uuuu (ADRFS=0)
	****	****	uuuu uuuu (ADRFS=1)
SADOH	xxxx xxxx	xxxx xxxx -	uuuu uuuu (ADRFS=0)
			uuuu (ADRFS=1)
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	uuuu uuuu
WDTC	0101 0011	0101 0011	uuuu uuuu
PB	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	uuuu uuuu
PC	1111	1111	uuuu
PCC	1111	1111	u u u u
PCPU	0000	0000	uuuu
ТВС	0011 -111	0011 -111	uuuu —uuu
PCS0	0000 0000	0000 0000	uuuu uuuu
SCOMC	-000	-000	-uuu
STMC0	0000 0000	0000 0000	uuuu uuuu
STMC1	0000 0000	0000 0000	uuuu uuuu
STMDL	0000 0000	0000 0000	uuuu uuuu
STMDH	00	00	u u



Register	Reset (Power On)	WDT Time-out (Normal Operation)	WDT Time-out (HALT)*		
STMAL	0000 0000	0000 0000	uuuu uuuu		
STMAH	00	00	u u		
CHRGEN	0000 0000	0000 0000	uuuu uuuu		
DACC	1	1	u		
SENSW	01 0101	01 0101	uu uuuu		
A0VOS	0001 0000	0001 0000	uuuu uuuu		
PGDR	0	0	u		
MFI0	0000	0000	uuuu		
MFI1	0000	0000	uuuu		
MFI2	0000	0000	uuuu		
PTM0C0	0000 0	0000 0	uuuu u		
PTM0C1	0000 0000	0000 0000	uuuu uuuu		
PTMODL	0000 0000	0000 0000	uuuu uuuu		
PTM0DH	00	00	u u		
PTM0AL	0000 0000	0000 0000	uuuu uuuu		
PTM0AH	00	00	u u		
PTM0RPL	0000 0000	0000 0000	uuuu uuuu		
PTM0RPH	0 0	00	u u		
EEA	00 0000	00 0000	uu uuuu		
EED	0000 0000	0000 0000	uuuu uuuu		
PTM1C0	0000 0	0000 0	uuuu u		
PTM1C1	0000 0000	0000 0000	uuuu uuuu		
PTM1DL	0000 0000	0000 0000	uuuu uuuu		
PTM1DH	00	00	u u		
PTM1AL	0000 0000	0000 0000	uuuu uuuu		
PTM1AH	00	00	uu		
PTM1RPL	0000 0000	0000 0000	uuuu uuuu		
PTM1RPH	00	00	uu		
SLEDC0	0000 0000	0000 0000	uuuu uuuu		
SLEDC1	0 0	0 0	u u		
ADUDA0	0000 0000	0000 0000	uuuu uuuu		
ADUDA1	0000 0000	0000 0000	uuuu uuuu		
ADUC0	0-00 0000	0-00 0000	u-uu uuuu		
ADUC1	0 0	00	u u		
DACL	0000 0000	0000 0000	uuuu uuuu		
DACH	1000	1000	uuuu		
INTC0	-000 0000	-000 0000	-uuu uuuu		
INTC1	0000 0000	0000 0000	uuuu uuuu		
INTC2	0000 0000	0000 0000	uuuu uuuu		
EEC	0000	0000	uuuu		

Note: "-" not implement

"u" stands for "unchanged"

"x" stands for "unknown"

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PC. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0	
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0	
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0	
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0	
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0	
PC	—	—	—	—	PC3	PC2	PC1	PC0	
PCC	_	_	—	—	PCC3	PCC2	PCC1	PCC0	
PCPU	—	—	—	—	PCPU3	PCPU2	PCPU1	PCPU0	
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00	
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10	
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00	
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00	

	"-": Unimplemented, read as ")" .
I/O Logic Function Register Lis	t	

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers PAPU~PCPU, and are implemented using weak PMOS transistors. Note that the pull-high resistor can be controlled by the relevant pull-high control registers only when the pin-shared functional pin is selected as an input or NMOS output. Otherwise, the pull-high resistors can not be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B and C. However, the actual available bits for each I/O Port may be different.

^{0:} Disable



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register. Note that the wake-up function can be controlled by the wake-up control registers only when the pin-shared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PAWUn: Port A Pin wake-up function control

0: Disable

1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PCC, to control the input/output configuration. With these control registers, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, and C. However, the actual available bits for each I/O Port may be different.



I/O Port Source Current Control

The device supports different source current driving capability for each I/O port. With the corresponding selection registers, SLEDC0 and SLEDC1, each I/O port can support four levels of the source current driving capability. Users should refer to the D.C. characteristics section to select the desired source current for different applications.

Register	Bit							
Name	7	6	5	4	3	2	1	0
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
SLEDC1	_	—	_	_	—		SLEDC11	SLEDC10

I/O Port Source Current Control Registers List

SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SLEDC07~SLEDC06: PB7~PB4 source current selection

- 00: Source current=Level 0 (min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (max.)
- Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 source current selection
 - 00: Source current=Level 0 (min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (max.)
- Bit 3~2 SLEDC03~SLEDC02: PA7~PA4 source current selection
 - 00: Source current=Level 0 (min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (max.)

Bit 1~0 SLEDC01~SLEDC00: PA3~PA0 source current selection

- 00: Source current=Level 0 (min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (max.)

SLEDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	SLEDC11	SLEDC10
R/W	—	_	—	—	_	_	R/W	R/W
POR	—	—	—	—	_	_	0	0

- Bit 7~2 Unimplemented, read as "0"
- Bit 1~0 SLEDC11~SLEDC10: PC3~PC0 source current selection
 - 00: Source current=Level 0 (min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (max.)



Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" output function Selection register "n", labeled as PxSn, which can select the desired functions of the multi-function pin-shared pins.

When the pin-shared input function is selected to be used, the corresponding input and output functions selection should be properly managed. However, if the external interrupt function is selected to be used, the relevant output pin-shared function should be selected as an I/O function and the interrupt input signal should be selected.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. To select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00

Pin-shared Function Selection Registers List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-shared function selection

- 01: PA3
- 10: D-
- 11: AN2

Bit 5~4 PAS05~PAS04: PA2 Pin-shared function selection

- 00: PA2
- 01: PA2
- 10: PA2
- 11: AN1



Bit 3~2 PAS03~PAS02: PA1 Pin-shared function selection

- 00: PA1
- 01: PA1
- 10: D+
- 11: AN0

Bit 1~0 PAS01~PAS00: PA0 Pin-shared function selection

- 00: PA0
- 01: PA0
- 10: VREF for USB Auto Detector DAC input reference voltage

11: VREF for ADC and USB Auto Detector DAC input reference voltage

PAS1 Register

1 Register								
Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	PAS17~PAS16: PA7 Pin-shared function selection 00: PA7 01: PA7 10: A1P 11: AN6							
Bit 5~4								
Bit 3~2								
Bit 1~0 PAS11~PAS10: PA4 Pin-shared function selection 00: PA4 01: STP 10: PA4 11: AN3								
S0 Registe	r							

PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS07~PBS06**: PB3 Pin-shared function selection

00:	PB3
01:	PTP0B
10:	PB3

11: PB3

Bit 5~4 **PBS05~PBS04**: PB2 Pin-shared function selection

- 00: PB2
- 01: PTP0
- 10: PB2
- 11: PB2



Bit 3~2 PBS03~PBS02: PB1 Pin-shared function selection

00: PB1/PTPI	
--------------	--

- 01: PB1/PTPI
- 10: PB1/PTPI 11: PB1/PTPI

Bit 1~0 **PBS01~PBS00**: PB0 Pin-shared function selection

- 00: PB0/PTCK/INT1
- 01: PB0/PTCK/INT1
- 10: PB0/PTCK/INT1
- 11: PB0/PTCK/INT1

PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	PBS17~PBS16: PB7 Pin-shared function selection 00: PB7 01: SCOM3 10: PB7 11: PB7							
Bit 5~4	PBS15~ 00: PB 01: SC 10: PB 11: PB	COM2 6	6 Pin-share	ed function	selection			
Bit 3~2	PBS13~ 00: PB 01: SC 10: PB 11: PB	OM1 5	5 Pin-share	ed function	selection			
Bit 1~0	PBS11~1 00: PB 01: SC 10: PT 11: PB	СОМ0 Р1	4 Pin-share	d function	selection			

PCS0 Register

Bit

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 Pin-shared function selection

	00: PC3/PTCK1
	01: PC3/PTCK1
	10: PC3/PTCK1
	11: PC3/PTCK1
5~4	PCS05~PCS04: PC2 Pin-shared function selection
	00: PC2
	01: PTP1B
	10: PC2

11: PC2



 Bit 3~2
 PCS03~PCS02: PC1 Pin-shared function selection

 00: PC1/PTP1I
 01: PC1/PTP1I

 10: PC1/PTP1I
 11: PC1/PTP1I

 11: PC1/PTP1I
 11: PC1/PTP1I


 Bit 1~0
 PCS01~PCS00: PC0 Pin-shared function selection

 00: PC0
 01: PC0

 10: PC0
 11: PC0

I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this diagram, it is supplied as a guide only to assist with the functional understanding of the logc function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PCC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PC, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Module – TM

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Periodic TM sections.

Introduction

The device contains a Standard Type TM and two Periodic Type TMs which have a reference name of STM, PTM0 and PTM1. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Standard and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	STM	PTM
Timer/Counter	\checkmark	\checkmark
Input Capture	\checkmark	\checkmark
Compare Match Output	\checkmark	\checkmark
PWM Channels	1	1
Single Pulse Output	1	1
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary

TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTnCK2~xTnCK0 bits in the xTMn control registers, where "x" stands for S or P type TM and "n" stands for the specific TM serial number. For PTM, there is a serial number "n" in the relevant pin or control bits since there are two PTM in the device. The clock source can be a ratio of the system clock, f_{SYS} , or the internal high clock, f_{H} , the f_{SUB} clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.



TM Interrupts

The Standard Type and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one or two TM input pins, with the label xTCKn and xTPnI respectively. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The STCK and PTCKn pins are also used as the external trigger input pin in single pulse output mode for the STM and PTMn respectively.

The other xTMn input pin, STPI or PTPnI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the STIO1~STIO0 or PTnIO1~PTnIO0 bits in the STMC1 or PTMnC1 register respectively. There is another capture input, PTCKn, for PTMn capture input mode, which can be used as the external trigger input source except the PTPnI pin.


The STP only has an output pin, STP, while the PTMn have two output pins, PTPn and PTPnB. The xTPnB is the inverted signal of the xTPn output. The TM output pins can be selected using the corresponding pin-shared function selection bits described in the Pin-shared Function section. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn or xTPnB output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other functions, the TM output function must first be setup using relevant pin-shared function selection register.

S1	ГМ	PTM			
Input	Output	Input	Output		
STCK, STPI	STP	PTCK0, PTP0I PTCK1,PTP1I	PTP0, PTP0B PTP1,PTP1B		

TM External Pins


TM Input/Output Pin Selection

Selecting to have a TM input/output or whether to retain its other shared function is implemented using the relevant pin-shared function selection registers, with the corresponding selection bits in each pin-shared function register corresponding to a TM input/output pin. Configuring the selection bits correctly will setup the corresponding pin as a TM input/output. The details of the pin-shared function selection are described in the pin-shared function.



STM Function Pin Control Block Diagram






PTM Function Pin Control Block Diagram

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMnAL and PTMnRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
 - Step 1. Write data to Low Byte xTMnAL or PTMnRPL – note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte xTMnAH or PTMnRPH
 - here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA or CCRP
 - Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMnRPH
 - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMnRPL – this step reads data from the 8-bit buffer.



Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can be controlled with two external input pins and can drive one external output pin.



Standard Type TM Block Diagram

Standard TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as three CCRP bits.

Register				В	it			
Name	7	6	5	4	3	2	1	0
STMC0	STPAU	STCK2	STCK1	STCK0	STON	STRP2	STRP1	STRP0
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
STMDL	D7	D6	D5	D4	D3	D2	D1	D0
STMDH	_	—	—	—	_	_	D9	D8
STMAL	D7	D6	D5	D4	D3	D2	D1	D0
STMAH	_	—	—	—	_	_	D9	D8

10-bit Standard TM Register List



STMC0 Register

	Bit	7	6	5	4	3	2	1	0
	Name	STPAU	STCK2	STCK1	STCK0	STON	STRP2	STRP1	STRP0
ſ	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	POR	0	0	0	0	0	0	0	0

Bit 7 STPAU: STM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STCK2~STCK0: Select STM counter clock

- 000: f_{SYS}/4
- 001: f_{sys}
- 010: f_H/16
- 011: f_H/64
- 100: f_{sub}
- 101: f_{sub}
- 110: STCK rising edge clock
- 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source $f_{\rm SYS}$ is the system clock, while $f_{\rm H}$ and $f_{\rm TBC}$ are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

STON: STM counter on/off control

0: Off

1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run, clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode or the PWM output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 STRP2~STRP0: STM CCRP 3-bit register, compared with the STM Counter bit 9~bit 7 Comparator P match period

00: 1024 STM clocks 001: 128 STM clocks 010: 256 STM clocks 011: 384 STM clocks 100: 512 STM clocks 101: 640 STM clocks 110: 768 STM clocks 111: 896 STM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.



STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 STM1~STM0: Select STM operating mode

00: Compare match output mode

01: Capture input mode

10: PWM output mode or single pulse output mode

11: Timer/Counter mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

Bit 5~4 STIO1~STIO0: Select STM function

Compare match output mode

00: No change

- 01: Output low
- 10: Output high
- 11: Toggle output

PWM output mode/single pulse output mode

- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output

11: Single pulse output

Capture input mode

- 00: Input capture at rising edge of STPI
- 01: Input capture at falling edge of STPI
- 10: Input capture at falling/rising edge of STPI
- 11: Input capture disabled
- Timer/Counter mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the STIO1~STIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the STIO1~STIO0 bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the STOC bit. Note that the output level requested by the STIO1~STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Mode, the STIO1 and STIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the STIO1 and STIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the TM is running.



Bit 3	STOC: STP output control bit
	Compare match output mode
	0: Initial low
	1: Initial high
	PWM output mode/single pulse output mode
	0: Active low 1: Active high
	This is the output control bit for the STM output pin. Its operation depends upon
	whether STM is being used in the Compare Match Output Mode or in the PWM output Mode/ Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter
	Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines
	the logic level of the STM output pin when the STON bit changes from low to high.
Bit 2	STPOL: STP output polarity control 0: Non-invert
	1: Invert
	This bit controls the polarity of the STM output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.
Bit 1	STDPX: STM PWM period/duty control
Dit 1	0: CCRP – period; CCRA - duty
	1: CCRP – duty; CCRA - period
	This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.
Bit 0	STCCLR: Select STM counter clear condition 0: STM Comparator P match
	1: STM Comparator A match
	This bit is used to select the method which clears the counter. Remember that the
	Standard STM contains two comparators, Comparator A and Comparator P, either of
	which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A.
	When the bit is low, the counter will be cleared when a compare match occurs from
	the Comparator P or with a counter overflow. A counter overflow clearing method can
	only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not

STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

used in the PWM output mode, Single Pulse or Input Capture Mode.

Bit 7~0 **D7~D0**: STM counter low byte register bit 7 ~ bit 0 STM 10-bit counter bit 7 ~ bit 0

STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	—	D9	D8
R/W		—	_	_	_	_	R	R
POR	—	—	—	—		—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM counter high byte register bit 1 ~ bit 0 STM 10-bit counter bit 9 ~ bit 8



STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM CCRA low byte register bit 7 ~ bit 0 STM 10-bit counter bit 7 ~ bit 0

STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	—	D9	D8
R/W	—	—	—	—	—	_	R	R
POR	—	—	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM CCRA high byte register bit 1 ~ bit 0 STM 10-bit counter bit 9 ~ bit 8

Standard Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.


Compare Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be set to "0". If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when an STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






STM Compare Match Output – STCCLR=0

Note: 1. With STCCLR=0 a Comparator P match will clear the counter

- 2. The TM output pin controlled only by the STMAF flag
- 3. The output pin reset to initial state by a STON bit rising edge





STM Compare Match Output – STCCLR=1

- Note: 1. With STCCLR=1 a Comparator A match will clear the counter
 - 2. The TM output pin controlled only by the STMAF flag
 - 3. The output pin reset to initial state by a STON rising edge
 - 4. The STMPF flag is not generated when STCCLR=1



Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function by setting pin-share function register.

PWM Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM output mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b	
Period	128	256	384	512	640	768	896	1024	
Duty	CCRA								

If f_{SYS} =8MHz, TM clock source is $f_{SYS}/4$, CCRP=100b and CCRA =128,

The STM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=3.906$ kHz, duty=128/512=25%.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 10-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

CCRP	001b	001b 010b 011b 100b 101b 110b 111b 000b									
Period	CCRA										
Duty	128	128 256 384 512 640 768 896 1024									

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value.





PWM Output Mode – STDPX=0


Note: 1. Here STDPX=0 - Counter cleared by CCRP

2. A counter clear sets PWM Period

3. The internal PWM function continues running even when STIO[1:0]=00 or 01

4. The STCCLR bit has no influence on PWM operation.





PWM Output Mode – STDPX=1

Note: 1. Here STDPX=1 - Counter cleared by CCRA

2. A counter clear sets PWM Period

- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation.




Single Pulse Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.


The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation





Note: 1. Counter stopped by CCRA match

2. CCRP is not used

3. The pulse is triggered by setting the STON bit high

4. In the Single Pulse Mode, STIO [1:0] must be set to "11" and cannot be changed




Capture Input Mode

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurement. The external signal is supplied on the STPI, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this Mode.





Capture Input Mode


Note: 1. STM[1:0]=01 and active edge set by the STIO[1:0] bits

- 2. A TM Capture input pin active edge transfers the counter value to CCRA
- 3. The STCCLR and STDPX bits are not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can be controlled with two external input pins and can drive two external output pins.



Periodic Type TM Block Diagram (n=0 or 1)

Periodic TM Operation

The Periodic Type TM core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 10-bit wide.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control more than one output pin. All operating setup conditions are selected using relevant internal registers.

Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA value and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register					Bit			
Name	7	6	5	4	3	2	1	0
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	—	—	—
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnDH	—	_	—	—	_	—	D9	D8
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnAH	—	_	—	—	—	—	D9	D8
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnRPH	—		—	—	—	—	D9	D8

10-bit Periodic TM Register List (n=0 or 1)



PTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	—	—
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	—	—	—

Bit 7 **PTnPAU**: PTMn counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTnCK2~PTnCK0: Select PTMn counter clock

- 000: f_{SYS}/4
- 001: f_{sys}
- 010: f_H/16
- 011: f_H/64
- 100: f_{sub}
- 101: f_{sub}
- 110: PTCKn rising edge clock
- 111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 **PTnON**: PTMn counter on/off control

0: Off

1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run, clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

PTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: Select PTMn operating mode

00: Compare match output mode

01: Capture input mode

10: PWM output mode or single pulse output mode

11: Timer/Counter mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin control must be disabled.

HOLTEK

Bit 5~4 PTnIO1~PTnIO0: Select PTMn function

- Compare match output mode
- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM output mode/single pulse output mode
 - 00: PWM output inactive state
 - 01: PWM output active state
 - 10: PWM output
 - 11: Single pulse output

Capture input mode

- 00: Input capture at rising edge of PTPnI or PTCKn
- 01: Input capture at falling edge of PTPnI or PTCKn
- 10: Input capture at falling/rising edge of PTPnI or PTCKn
- 11: Input capture disabled
- Timer/Counter mode

Unused

These two bits are used to determine how the PTMn output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.

Bit 3

PTnOC: PTPn output control bit

Compare match output mode

- 0: Initial low
- 1: Initial high

PWM output mode/single pulse output mode

- 0: Active low
- 1: Active high

This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2 **PTnPOL**: PTPn output polarity control

- 0: Non-invert
- 1: Invert

This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.



- Bit 1 PTnCAPTS: PTMn capture trigger source selection 0: From PTPnI pin
 - 1: From PTCKn pin
- Bit 0 **PTnCCLR**: Select PTMn counter clear condition
 - 0: PTMn Comparator P match
 - 1: PTMn Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Mode, Single Pulse or Capture Input Mode.

PTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn counter low byte register bit 7 ~ bit 0 PTMn 10-bit counter bit 7 ~ bit 0

PTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	D9	D8
R/W	—	—	—	—	—	_	R	R
POR	—	—	_	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn counter high byte register bit 1 ~ bit 0 PTMn 10-bit counter bit 9 ~ bit 8

PTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn CCRA low byte register bit 7 ~ bit 0 PTMn 10-bit CCRA bit 7 ~ bit 0

PTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	_	—	_	D9	D8
R/W	_	—		_	_	_	R/W	R/W
POR	_	_	_		_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRA high byte register bit 1 ~ bit 0 PTMn 10-bit CCRA bit 9 ~ bit 8



PTMnRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRP low byte register bit 7 ~ bit 0 PTMn 10-bit CCRP bit 7 ~ bit 0

PTMnRPH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	D9	D8
R/W	—	—	—	—	—	_	R/W	R/W
POR	—	—	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRP high byte register bit 1 ~ bit 0 PTMn 10-bit CCRP bit 9 ~ bit 8

Periodic Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

Compare Output Mode


To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output pin, will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.






Compare Match Output Mode - PTnCCLR=0 (n=0 or 1)

Note: 1. With PTnCCLR=0 a Comparator P match will clear the counter

2. The PTMn output pin is controlled only by the PTMnAF flag

3. The output pin is reset to its initial state by a PTnON bit rising edge





Compare Match Output Mode - PTnCCLR=1 (n=0 or 1)

- Note: 1. With PTnCCLR=1 a Comparator A match will clear the counter
 - 2. The PTMn output pin is controlled only by the PTMnAF flag
 - 3. The output pin is reset to its initial state by a PTnON bit rising edge
 - 4. A PTMnPF flag is not generated when PTnCCLR=1

Timer/Counter Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit PTMn, PWM Mode, Edge-aligned Mode


CCRP	1~1023	0				
Period	1~1023	1024				
Duty	CCRA					

If f_{SYS} =8MHz, PTMn clock source select $f_{SYS}/4$, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=3.906$ kHz, duty= $128/(2\times256)=25\%$.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





PWM Output Mode (n=0 or 1)

Note: 1. Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01
- 4. The PTnCCLR bit has no influence on PWM operation




Single Pulse Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The PTnCCLR bit is not used in this Mode.



Single Pulse Generation (n=0 or 1)





Single Pulse Mode (n=0 or 1)

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse is triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high

5. In the Single Pulse Mode, PTnIO[1:0] must be set to "11" and cannot be changed.




Capture Input Mode

To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI or PTCKn pin which is selected using the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPnI or PTCKn pin the present value in the counter will be latched into the CCRA registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI or PTCKn pin, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI or PTCKn pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI or PTCKn pin, however it must be noted that the counter will continue to run.

As the PTPnI or PTCKn pin is pin shared with other functions, care must be taken if the PTMn is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.





Capture Input Mode (n=0 or 1)

- Note: 1. PTnM[1:0]=01 and active edge set by the PTnIO[1:0] bits
 - 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
 - 3. PTnCCLR bit not used
 - 4. No output function PTnOC and PTnPOL bits are not used
 - 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, the Bandgap reference voltage V_{BG} , $10\times$ IS, USB D+/D- internal divider registers output voltage V_{DPVDO}/V_{DNVDO} , into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. When the external analog signal is to be converted, the corresponding pin-shared control bits should first be properly configured and then desired external channel input should be selected using the SAINS2~SAINS0 and SACS3~SACS0 bits. Note that when the internal analog signal is to be converted, the pin-shared control bits should also be properly configured except the SAINS and SACS bit fields. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Analog Signals	Channel Select Bits
8: AN0~AN6, Vsense	4: V_{BG} , 10×IS, V_{DPVDO} , V_{DNVDO}	SAINS2~SAINS0, SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



91



A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter.

Register				В	lit			
Name	7	6	5	4	3	2	1	0
SADOL(ADRFS=0)	D3	D2	D1	D0	—	—		_
SADOL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH(ADRFS=1)			_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0

A/D Converter Register List

A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D converter data register contents will be unchanged if the A/D converter is disabled.

SADOH						SADOL										
ADRFS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers – SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

SADC0 Register



Bit	7	6	5	4	3	2	1	0				
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0				
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W				
POR	0	0	0	0	0	0	0	0				
Bit 7	$0 \rightarrow 1 -$ This bit		D conversionitiate an A	on /D conversi				w but if set				
Bit 6	ADBZ: . 0: A/D 1: A/D This rea not. Who will be s	high and then cleared low again, the A/D converter will initiate a conversion process. ADBZ : A/D converter busy flag 0: A/D conversion ended or no conversion 1: A/D converter is busy This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared as 0 after the A/D conversion is complete.										
Bit 5	ADCEN 0: Disa 1: Ena This bit the A/D reducing the cont	cleared as 0 after the A/D conversion is complete. ADCEN : A/D converter enable/disable control 0: Disable 1: Enable This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be										
3it 4	0: ADO 1: ADO This bit	unchanged. ADRFS: A/D output data format selection bit 0: ADC output data format → SADOH=D[11:4]; SADOL=D[3:0] 1: ADC output data format → SADOH=D[11:8]; SADOL=D[7:0] This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.										
Bit 3~0	0000: . 0001: . 0010: . 0011: . 0100: . 0101: .	-SACS0: A ADC input ADC input ADC input ADC input ADC input ADC input ADC input ADC input	channel con channel con channel con channel con channel con channel con channel con	mes from A mes from A mes from A mes from A mes from A mes from A	.N0 .N1 .N2 .N3 .N4 .N5 .N6							

SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~5 SAINS2~SAINS0: Internal A/D converter input channel selection bit

000: ADC input only comes from external pin analog input

001: ADC input also comes from internal Bandgap reference voltage

010: ADC input also comes from internal $10 \times IS$

011: ADC input also comes from internal $V_{\mbox{\tiny DPVDO}}$

100: ADC input also comes from internal $V_{\mbox{\scriptsize DNVDO}}$

Other values: same as 000



Bit 4~3	SAVRS1~SAVRS0: ADC reference voltage selection
	00: ADC reference voltage only comes from VREF
	01: ADC reference voltage simultaneously comes from VREF and AVDD
	Other values: same as 00

Bit 2~0 SACKS2~SACKS0: ADC clock rate selection bit

 $\begin{array}{c} 000: \ f_{SYS} \\ 001: \ f_{SYS}/2 \\ 010: \ f_{SYS}/4 \\ 011: \ f_{SYS}/8 \\ 100: \ f_{SYS}/16 \\ 101: \ f_{SYS}/32 \\ 110: \ f_{SYS}/64 \end{array}$

111: f_{SYS}/128

A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

	A/D Clock Period (tadck)										
f _{sys}	SACKS [2:0]=000 (fsys)	SACKS [2:0]=001 (f _{sys} /2)	SACKS [2:0]=010 (f _{sys} /4)	SACKS [2:0]=011 (fsys/8)	SACKS [2:0]=100 (f _{SYS} /16)	SACKS [2:0]=101 (f _{SYS} /32)	SACKS [2:0]=110 (f _{SYS} /64)	SACKS [2:0]=111 (f _{SYS} /128)			
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *			
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *			
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *			
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *			

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the positive power supply pin, AVDD, or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1 and SAVRS0 bits. When the SAVRS bit field is set to "01", the A/D converter reference voltage will simultaneously come from the AVDD pin and VREF pin. Otherwise, if the SAVRS bit field is set to any other value except "01", the A/D converter reference voltage will come from the VREF pin. As the A/D converter and USB Auto Detector D/A converter external reference voltage come from the same VREF pin, when the VREF pin is selected as the A/D converter reference voltage supply pin, the USB Auto Detector D/A converter reference voltage selection bit DACVRS bit field should be also properly configured except the pin-shared function control bits to avoid functional abnormity. However, if the internal A/D converter power is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function for the A/D converter to avoid the internal connection between the VREF pin to A/D converter power AV_{DD}. The analog input values must not be allowed to exceed the value of the selected reference voltage, AV_{DD} or V_{REF}.

A/D Converter Reference Voltage Selection	USB Auto Detector Reference Voltage Selection	SAVRS[1:0]	DACVRS[1:0]	PAS01~PAS00
AVDD	AVDD	01	00	Others except "11"
AVDD	VREF	01	01,10	10
VREF	AVDD	Others except "01"	00	11
VREF	VREF	Others except "01"	01,10	11

The following table shows how to properly select reference voltage for the A/D converter or USB Auto Detector D/A converter.

A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PAS0 and PAS1 register determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are four internal analog signals derived from the Bandgap reference voltage V_{BG} , 10×IS, and USB D+/D- internal divider registers output voltage V_{DPVDO}/V_{DNVDO} , which can be connected to the A/D converter as the analog input signal by configuring the SAINS2~SAINS0 bits. If the external channel input is selected to be converted, the SAINS2~SAINS0 bits should be set to "000" and the

SACS3~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the SACS3~SACS0 bits must be configured with a value from 1000 to 1111 to switch off the external analog channel input. Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

SAINS[2:0]	SACS[3:0]	Input Signals	Description
000, 101~111	0000~1000	AN0~AN6,Vsense	External pin analog input
000, 101~111	1001~1111	—	Non-existed channel, input is floating
001	1001~1111	V _{BG}	Internal Bandgap reference voltage
010	1001~1111	10×IS	10 times Isense input voltage signal
011	1001~1111	V _{DPVDO}	USB D+ internal divider registers output voltage
100	1001~1111	V _{DNVDO}	USB D- internal divider registers output voltage


A/D Converter Input Signal Selection

Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an external input A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate=A/D clock period / 16

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} clock cycles where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing – External Channel Input



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to 1.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS2~SAINS0 bits

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D converter input signal comes from the external channel input selecting by configuring the SAINS bit field, the corresponding pins should be configured as A/D converter input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

• Step 5

Before the A/D converter input signal is selected to come from the internal analog signal by configuring the SAINS bit field, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 1001 to 1111. The desired internal analog signal then can be selected by configuring the SAINS bit field. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.

• Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/O pins, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.


$$LSB=V_{REF} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

1

A/D input voltage=A/D output digital value \times $V_{\text{REF}} \div 4096$

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level. Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.



A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

clr	ADE	; disable ADC interrupt
mov	a,03H	
mov	SADC1,a	; select $f_{\mbox{sys}}/8$ as A/D clock
set	ADCEN	
mov	a,0Ch	; setup PASO to configure pin ANO
mov	PASO,a	
mov	a,20h	
mov	SADCO,a	; enable and connect ANO channel to A/D converter
:		
star	t_conversion:	
clr	START	; high pulse on start bit to initiate conversion
set	START	; reset A/D
clr	START	; start A/D
poll	ing_EOC:	
SZ	ADBZ	; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
	•	; read low byte conversion result value
mov	SADOL_buffer,a	; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH_buffer,a	; save result to user defined register
:		
:		
jmp	start_conversion	; start next A/D conversion




Example: using the interrupt method to detect the end of conversion

clr	ADE	;	disable ADC interrupt
mov	a,03H		
mov	SADC1,a	;	select $f_{\text{sys}}/8$ as A/D clock
set	ADCEN		
mov	a,0Ch	;	setup PASO to configure pin ANO
mov	PASO,a		
mov	a,20h		
mov	SADC0,a	;	enable and connect ANO channel to A/D converter
Star	t_conversion:		
clr	START	;	high pulse on START bit to initiate conversion
set	START	;	reset A/D
clr	START	;	start A/D
clr	ADF	;	clear ADC interrupt request flag
set	ADE	;	enable ADC interrupt
set	EMI	;	enable global interrupt
:			
:			
; AD	C interrupt servio	ce	routine
ADC_	ISR:		
mov	acc_stack,a	;	save ACC to user defined memory
mov	a,STATUS		
mov	status_stack,a	;	save STATUS to user defined memory
:			
:			
mov	a,SADOL	;	read low byte conversion result value
			save result to user defined register
			read high byte conversion result value
mov	SADOH_buffer,a	;	save result to user defined register
:			
:			
EXII	_INT_ISR:		
	a,status_stack		
mov	STATUS,a	;	restore STATUS from user defined memory
mov	a,acc_stack	;	restore ACC from user defined memory
reti			



USB Auto Detection

The device includes one USB port named D0+/D0- to implement the USB device auto detection function. Users can distinguish that the device connected to the USB port is a dedicated charger, portable device, general USB interface or charging device with USB interface by monitoring the voltage and current of the connected USB lines.



USB Auto Detection Block Diagram

USB Auto Detection

The D+/D- USB ports are used for USB auto detection. These two pins are pin-shared with normal I/O function, A/D input function, which are determined by the related pin-shared control bits. There two 8-bit D/A Converters, DAC0 and DAC1, which are repectively enabled by the DAC0EN and DAC1EN bits in the ADUC0 register. The D/A Converter output signal is controlled by the ADUDAn register value and the reference voltage which is selected by the DACVRS1~DACVRS0 bits in the ADUC0 register. There is an analog switch connected between the D+ and D- lines, which is controlled by the USW bit. Note that only when one of the D+ and D- pins is configurged as analog or digital input by setting the related pin-shared control bits as well as the USW bit is set high, can the switch be on. The D+ and D- lines are individually connected a pull-low resistor to VSS, which are repectively controlled by the DPPLEN and DNPLEN bits in the ADUC0 register. The D+ and D- pins have two internal resistor dividers, D+_R1/D+_R2 and D-_R1/D-_R2, which are controlled by the DPSW and DNSW bits. The voltage generated on each group of divider registers can be used as an internal analog input signal for the A/D converter.



USB Auto Detection Registers

Overall operation of the USB auto detection function is controlled using several registers.

Register	Bit												
Name	7	6	5	4	3	2	1	0					
ADUC0	USW	—	DACVRS1	DACVRS0	DNPLEN	DPPLEN	DAC1EN	DAC0EN					
ADUC1	_	—	_	_	—	—	DNSW	DPSW					
ADUDA0	D7	D6	D5	D4	D3	D2	D1	D0					
ADUDA1	D7	D6	D5	D4	D3	D2	D1	D0					

USB Auto Detection Registers List

ADUC0 Register

Bit	7	6	5	4	3	2	1	0				
Name	USW	—	DACVRS1	DACVRS0	DNPLEN	DPPLEN	DAC1EN	DAC0EN				
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W				
POR	0	—	0	0	0	0	0	0				
Bit 7	USW: U	USW swite	ch on/off cor	ntrol								
	0: Off	f										
	1: On											
				e D+ and D-								
	by setting the related pin-shared control bits as well as the USW bit is set high, can the											
	switch be on.											
Bit 6	Unimplemented, read as "0"											
Bit 5~4	DACVRS1~DACVRS0: DAC0 and DAC1 reference voltage selection											
	00: From VDD pin											
		om VREF										
		om VREF	pın									
		ndefined			. 1							
Bit 3			pull-low dis	sable/enable	control							
	0: Dis											
D:4 1	1: Ena			~~h1~/~~~h1~	1							
Bit 2	0: Dis	1	i puil-low di	sable/enable	control							
	1: Ena											
Bit 1			disable/ena	hla Control								
	0: Dis		uisable/ella	ole Control								
	1: Ena											
Bit 0			disable/ena	ble Control								
DIU	0: Dis		uisabie/ ciia	ole control								
	1: Ena											
	1. EN	aute										

ADUC1 Register

Bit	7	6	5	4	3	2	1	0		
Name	—	—	_	—	_	—	DNSW	DPSW		
R/W	—	—	_	_	_	_	R/W	R/W		
POR	_	—	—	—	_	—	0	0		
Bit 7~2	Bit 7~2 Unimplemented, read as "0"									

Dit / 2	Chimpienienieu, reud us o
Bit 1	DNSW : D- internal registers disable/enable control 0: Disable 1: Enable
Bit 0	DPSW : D+ internal registers disable/enable control 0: Disable 1: Enable



ADUDA0 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 8-bit DAC0 Output Control Data Bits

DAC0 Output=(DAC0 Reference Voltage)×(ADUDA0[7:0])/256

ADUDA1 Register


Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

D7~D0: 8-bit DAC1 Output Control Data Bits DAC1 Output=(DAC1 Reference Voltage)×(ADUDA1[7:0])/256

Battery Charge Module

The device contains a battery charge module which consists of circuitry for battery charging constant current (CC) or constant voltage (CV) modes as well as OVP and OCP functions. The constant current sense signal is from Isense pin while the constant voltage signal is from the Vsense pin. The OVP or OCP circuitry uses external pins, named Vsense, Isense, and CP0N, to detect 10×IS voltage or Vs voltage and this output voltage is used to modify the duty of the Current Mode PWM controller to control the charging current and charging voltage.



Battery Charge Module Structure

Note: 1. The input voltage range of Isense should be less than 0.36V at 5V.

- 2. When the Vsense voltage is greater than 3V and V_{DD} is greater than or equal to 4.6V, then the OVP output is high, an OCVP interrupt occurs and the A1X pin will output a low level.
- 3. When the $10 \times IS$ voltage is greater than CP0N and V_{DD} is greater than or equal to 4.6V, the OCP output is high, an OCVP interrupt occurs and the A1X pin will output a low level.



Battery Charging Constant Current and Constant Voltage Modes

The battery charging current is measured using a resistor to produce a voltage which is input to the OPA0 via Isense pin. Then the Isense voltage is amplified 10 times by OPA0 to produce a $10 \times IS$ voltage. This voltage is input to MUX channel 1 and an A/D Converter internal channel.

When MUX selects CH1 from the 10×IS voltage and the OPA1 positive voltage comes from the DAC, if the 10×IS voltage is less than the DAC voltage, the A1X output signal is transmitted to the current mode PWM controller via a photo-coupler to indirectly increase PWM duty cycle of the power MOS driving port of the current mode PWM control circuits.

The battery charging voltage is measured using external two resistors to produce a voltage which is input to the MUX via the Vsense pin. This voltage is the same as Vs. When the MUX channel selects CH0, the Vs voltage will be sent out via the SenseIN pin and the external resister to the OPA1 negative input. As the OPA1 non-inverting input is from the 12-bit DAC input, use the DAC value to determine the battery charging voltage, because the OPA1 output, A1X, transmits the Vs and DAC difference via a photo-coupler to the current mode PWM controller. If the Vs voltage is less than the DAC voltage, A1X is transmitted to the current mode PWM controller via a photo-coupler to indirectly increases the PWM duty cycle of the power MOS driving port of the current mode PWM control circuits.

OCP and OVP Functions

The OCP function is used to monitor the battery charging current, which is converted to a voltage using a resistor. The voltage signal is input to OPA0 via the Isense pin. Then the Isense voltage is amplified 10 times by an OPA0 to produce a $10 \times IS$ voltage. If the $10 \times IS$ voltage is greater than CP0N and PGD (Power Good Detection) it means that the device power supply is ready, V_{DD} is greater than or equal to 4.6V, an OCVP interrupt will occur when the corresponding interrupt is enabled and will force the A1X output low.

The OVP function is used to monitor the battery charging voltage, which is converted to a voltage using two external resistors, and the voltage is input to the Vsense pin. If the Vsense pin input voltage is greater than 3V and PGD (Power Good Detection), this means that the device power supply is ready, V_{DD} is greater than or equal to 4.6V, an OCVP interrupt will occur when the corresponding interrupt is enabled and will force the A1X output low.

PGDR Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	—		PGDF
R/W	—	_	_	_	_	_		R
POR	—	—	—	—		_		0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **PGDF**: Power Good Detection ready flag

0: Detect V_{DD}<4.6V

1: Detect V_{DD}≥4.6V

Note: The device can detect the V_{DD} current status by PGDF bit.



Battery Charge Module Registers

ENDAC

_

A0FM

definitions are described in the accompanying sections.										
Register		Bit								
Name	7	6	5	4	3	2	1	0		
CHRGEN	CHGEN7	CHGEN6	CHGEN5	CHGEN4	CHGEN3	CHGEN2	CHGEN1	CHGEN0		
DACL	D7	D6	D5	D4	D3	D2	D1	D0		

D11

MUXS3

A0OF3

D10

_

MUXS2

A0OF2

D9

_

MUXS1

A0OF1

D8

_

MUXS0

A0OF0

PGDF

The overall battery charge function is controlled by several registers and the corresponding register definitions are described in the accompanying sections.

Battery Charge Module Registers list

MUXS4

A0OF4

MUXS5

A0X

AORSP

CHRGEN Register

DACH

DACC

SENSW

A0VOS

PGDR


Bit	7	6	5	4	3	2	1	0
Name	CHGEN7	CHGEN6	CHGEN5	CHGEN4	CHGEN3	CHGEN2	CHGEN1	CHGEN0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0


Bit 7~0 CHGEN7~CHGEN0: MUX, DAC and OPA0 related control registers modification 10101010: The related registers could be modified Other values: Ignore registers modify

When these bits are changed to any other values except 10101010, the DACL, DACH, DACC, SENSW and A0VOS registers cannot be modified.

Digital to Analog Converter

The battery charge module contains a 12-bit DAC. The DAC is used to set a reference charging current or reference charging voltage using the DACL and DACH registers.





2. The OPA1 positive input voltage can be selected from an external pin which is named A1P.



DACL register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: DAC output control data bits

Note: Writing to this register only writes to a shadow buffer. Writing to the DACH register will also copy the shadow buffer data to the DACL register.

DACH register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	D11	D10	D9	D8
R/W	—	—	_	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	1	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 D11 ~ D8: DAC output control data bits, only for 12 bits DAC

Note: The 12-bit DAC data should be first written to DACL then data written to DACH to allow DAC can operate normally.

12-bit DAC output voltage=(D[11:0]/2¹²)×V_{DD}

DACC Register


Bit	7	6	5	4	3	2	1	0
Name	ENDAC	—	—	—	—	_	—	_
R/W	R/W	_	_	—	_	_	_	_
POR	1		—	—	—	_	_	_

Bit 7 ENDAC: DAC and S0 control 0: DAC disable & S0 off 1: DAC enable & S0 on

Bit 6~0 Unimplemented, read as "0"

Operational Amplifier 0

The battery charge module contains an operational amplifier 0, which is onl used in the battery charging constant current mode.





SENSW Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	MUXS5	MUXS4	MUXS3	MUXS2	MUXS1	MUXS0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	1	0	1	0	1

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 MUXS5~MUXS0: MUX channel selection

010101: CH0 (Switch to Vsense pin input)

101010: CH1 (Switch to OPA0 input)

Other values: Keep the current switch state unchanged.

For example, when the MUX[5:0]=101010, switch to CH1, but when MUX[5:0] are changed to 111111, switch state, CH1, is unchanged, till when the MUX[5:0] is set to 010101, switch state will be changed to CH0.

A0VOS Register

Bit	7	6	5	4	3	2	1	0
Name	A0FM	A0RSP	A0X	A0OF4	A0OF3	A0OF2	A0OF1	A0OF0
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7	A0FM: Operational amplifier mode or offset calibration mode
	0: Operational amplifier mode (S1 off and S2 on)
	1: Offset calibration mode (S1 on and S2 off)
Bit 6	A0RSP: Operational amplifier input voltage selection bit
	0: Input voltage comes from Isense pin
	1: Input voltage comes from internal VM reference voltage

Bit 5 A0X: Operational amplifier output; positive logic. This bit is read only.

Bit 4~0 A00F4~A00F0: Operational amplifier offset calibration data bits

OPA0 Functions

The OPA0 can operate together with the MUX, DAC and OPA1 as shown in the main functional blocks of the Battery charging circuit.

The OPA0 provides its input voltage offset to be adjustable by using common mode input to calibrate the offset.

The calibration steps are as following:

- Set A0FM=1 to setup the offset cancellation mode, here S1 on and S2 off.
- Set A0RSP to select which input pin is to be used as the reference voltage Isense pin or VM.
- Adjust A0OF4~A0OF0 until the output status changes
- Set A0FM=0 to restore the normal comparator mode.

Note: 1. When calibration, the device can detect the OPA output status by A0X bit.

- 2. VM voltage is 0.1V at $V_{DD}=5V$.
- 3. After OPA0 offset calibration, set the A0RSP bit by the actual applications.




SCOM Function for LCD

The device has the capability of driving external LCD panels. The common pins for LCD driving, SCOM0~SCOM3, are pin shared with the I/O pins. The LCD signals (COM and SEG) are generated using the application program.

LCD Operation

An external LCD panel can be driven using this device by configuring the I/O pins as common pins and configuring the I/O pins as segment pins. The LCD driver function is controlled using the SCOMC register which in addition to controlling the overall on/off function also controls the bias voltage setup function. This enables the LCD COM driver to generate the necessary $V_{DD}/2$ voltage levels for LCD 1/2 bias operation.



The SCOMEN bit in the SCOMC register is the overall master control for the LCD driver. The LCD SCOMn pin is selected to be used for LCD driving by the corresponding pin-shared function selection bits. Note that the Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.

LCD Bias Current Control

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register.

SCOMC Register

Bit	7	6	5	4	3	2	1	0
Name	_	ISEL1	ISEL0	SCOMEN	_	_	—	—
R/W	_	R/W	R/W	R/W	—	_	—	—
POR	—	0	0	0	—			_
Bit 7	Unimplemented, read as "0"							
Bit 6~5 ISEL1~ISEL0: Select resistor for R type LCD bias current								
	00: 2×100kΩ (1/2 Bias), $I_{BIAS}=25\mu A@(V_{DD}=5V)$							
01: 2×50kΩ (1/2 Bias), I _{BIAS} =50µA@(V _{DD} =5V) 10: 2×25kΩ (1/2 Bias), I _{BIAS} =100µA@(V _{DD} =5V) 11: 2×12.5kΩ (1/2 Bias), I _{BIAS} =200µA@(V _{DD} =5V)								
Bit 4	SCOMEN: LCD control bit							
	0: Off							
	1: On							
	When SCOMEN is set, it will turn on the DC path of resistor to generate $1/2 V_{DD}$ bias							
	voltage.							
Bit 3~0	Unimplemented, read as "0"							



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains one external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INTn pin, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, EEPROM, OCVP, LVD and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTCO~INTC2 registers which setup the primary interrupt, the second is the MFI0~MFI2 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes		
Global	EMI	—	—		
INTn Pin	INTnE	INTnF	n=0 or 1		
Time Base	TBnE	TBnF	n=0 or 1		
Multi-function	MFnE	MFnF	n=0~2		
OCVP function	OCVPF	OCVPE	—		
LVD	LVE	LVF	—		
EEPROM	DEE	DEF	—		
A/D Converter	ADE	ADF	—		
	STMAE	STMAF			
Тм	STMPE	STMPF	—		
	PTMnAE	PTMnAF	n=0 or 1		
	PTMnPE	PTMnPF			

Interrupt Register Bit Naming Conventions

Register	Bit											
Name	7	6	5	4	3	2	1	0				
INTEG	_	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0				
INTC0	_	MF0F	TB0F	INTOF	MF0E	TB0E	INT0E	EMI				
INTC1	TB1F	ADF	DEF	OCVPF	TB1E	ADE	DEE	OCVPE				
INTC2	LVDF	MF2F	MF1F	INT1F	LVDE	MF2E	MF1E	INT1E				
MFI0	—	_	STMAF	STMPF	_	_	STMAE	STMPE				
MFI1	_	—	PTM0AF	PTM0PF	—	_	PTM0AE	PTM0PE				
MFI2	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE				

Interrupt Registers List



INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

- Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin
 - 00: Disable
 - 01: Rising edge
 - 10: Falling edge
 - 11: Both rising and falling edges
- Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin
 - 00: Disable
 - 01: Rising edge
 - 10: Falling edge
 - 11: Both rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0		
Name	_	MF0F	TB0F	INTOF	MF0E	TB0E	INT0E	EMI		
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	_	0	0	0	0	0	0	0		
Bit 7	Unimple	mented, rea	ad as "0"							
Bit 6	0: No 1	Multi-funct request rrupt request		upt request	flag					
Bit 5	0: No 1	Time Base 0 request rrupt request	-	equest flag						
Bit 4	0: No 1	INT0F: INT0 interrupt request flag 0: No request 1: Interrupt request								
Bit 3	MF0E : 1 0: Disa 1: Ena		ion 0 interr	upt control						
Bit 2	TB0E : 7 0: Disa 1: Ena		interrupt c	ontrol						
Bit 1	0: Disa	INTOE: INTO interrupt control 0: Disable 1: Enable								
Bit 0	EMI : Gl 0: Disa 1: Ena		ipt control							



INTC1 Register

Bit	7	6	5	4	3	2	1	0				
Name	TB1F	ADF	DEF	OCVPF	TB1E	ADE	DEE	OCVPE				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
POR	0	0	0	0	0	0	0	0				
Bit 7	0: No 1	TB1F : Time Base 1 interrupt request flag 0: No request 1: Interrupt request										
Bit 6	0: No 1	ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request										
Bit 5	0: No 1	DEF : Data EEPROM interrupt request flag 0: No request 1: Interrupt request										
Bit 4	0: No 1	: OCVP int request rrupt request		lest flag								
Bit 3	TB1E : T 0: Disa 1: Ena		interrupt c	control								
Bit 2	ADE : A 0: Disa 1: Ena		er interrupt	control								
Bit 1	0: Disa	DEE : Data EEPROM interrupt control 0: Disable 1: Enable										
Bit 0	OCVPE 0: Disa 1: Ena		errupt cont	rol								

INTC2 Register

Bit	7	6	5	4	3	2	1	0			
Name	LVDF	MF2F	MF1F	INT1F	LVDE	MF2E	MF1E	INT1E			
R/W	R/W	R/W R/W R/W R/W R/W R/									
POR	0	0 0 0 0 0 0 0 0									
Bit 7	LVDF: LVD interrupt request flag 0: No request 1: Interrupt request										
Bit 6	MF2F: Multi-function 2 interrupt request flag 0: No request 1: Interrupt request										
Bit 5	0: No 1	Multi-funct request rrupt reque		upt request	flag						
Bit 4	INT1F: INT1 interrupt request flag 0: No request 1: Interrupt request										
Bit 3	LVDE: 1 0: Disa 1: Enal		ipt control								



Bit 2	MF2E : Multi-function 2 interrupt control 0: Disable 1: Enable
Bit 1	MF1E : Multi-function 1 interrupt control 0: Disable 1: Enable
Bit 0	INT1E : INT1 interrupt control 0: Disable 1: Enable

MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	STMAF	STMPF	_	—	STMAE	STMPE
R/W	_	—	R/W	R/W		_	R/W	R/W
POR		_	0	0		_	0	0

Unimplemented, read as "0" Bit 7~6 D:+ 5

Bit 5	STMAF: STM Comparator A match interrupt request flag0: No request1: Interrupt request
Bit 4	STMPF : STM Comparator P match interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	STMAE : STM Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	STMPE : STM Comparator P match interrupt control 0: Disable 1: Enable

MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	PTM0AF	PTM0PF	_	—	PTM0AE	PTM0PE
R/W	—	_	R/W	R/W	_	_	R/W	R/W
POR	_	—	0	0	_		0	0
Bit 7~6	Unimple	mented, rea	ad as "0"					

- Bit 5 PTM0AF: PTM0 Comparator A match interrupt request flag 0: No request 1: Interrupt request
- Bit 4 PTM0PF: PTM0 Comparator P match interrupt request flag 0: No request 1: Interrupt request
- Bit 3~2 Unimplemented, read as "0"
- Bit 1 PTM0AE: PTM0 Comparator A match interrupt control 0: Disable 1: Enable
- Bit 0 PTM0PE: PTM0 Comparator P match interrupt control
 - 0: Disable
 - 1: Enable



Bit	7	6	5	4	3	2	1	0
Name	—	—	PTM1AF	PTM1PF	—	—	PTM1AE	PTM1PE
R/W	_	—	R/W	R/W	—	—	R/W	R/W
POR	—	—	0	0	—	—	0	0
Bit 7~6	Unimple	emented, re	ad as "0"					
Bit 5	0: No 1	F: PTM1 C request rrupt reque	-	A match in	terrupt requ	iest flag		
Bit 4	0: No 1	F: PTM1 C request rrupt reque	²	P match int	errupt requ	est flag		
Bit 3~2	Unimple	mented, re	ad as "0"					
Bit 1	PTM1AE : PTM1 Comparator A match interrupt control 0: Disable 1: Enable							
Bit 0	PTM1P 0: Disa 1: Ena	able	omparator	P match int	errupt cont	rol		

MFI2 Register


Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the Accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode with the exception of the Over Voltage/Current condition in the SLEEP Mode as the WDT disable. However, to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



Interrupt Structure



External Interrupt

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input. The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

OCVP Interrupt

The OCVP interrupt is controlled by the two internal comparators. An OCVP interrupt request will take place when the OCVP interrupt request flag, OCVPF, is set, a situation that will occur when the comparators output changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and OCVP interrupt enable bit, OCVPE, must first be set. When the interrupt is enabled, the stack is not full and the comparator input generates a comparator output transition, a subroutine call to the OCVP interrupt vector, will take place. When the OCVP Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the OCVP interrupt request flag, OCVPF, will also be automatically cleared.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TB} . This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.



TBC Register

Bit	7	6	5	4	3	2	1	0			
Name	TBON	TBCK	TB11			TB02	TB01	TB00			
R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W			
POR	0	0	0	0		0	0	0			
-		_				0	0	0			
Bit 7	TBON : 0: Disa 1: Ena		31 Control	bit							
Bit 6	TBCK : Select f _{TB} Clock 0: f _{TBC} 1: f _{SYS} /4										
Bit 5~4	TB11 ~ 7 00: 2 ¹² 01: 2 ¹³ 10: 2 ¹⁴ 11: 2 ¹⁵	/f _{TB} /f _{TB}	ct Time Ba	se 1 Time-c	out Period						
Bit 3	Unimple	mented, rea	ad as "0"								
Bit 2~0	TB02 ~ ¹ 000: 2 ⁱ 001: 2 ⁱ 010: 2 011: 2 ⁱ 100: 2 110: 2 ⁱ 111: 2 ⁱ	² /f _{TB} ¹⁰ /f _{TB} ¹¹ /f _{TB} ¹² /f _{TB} ¹³ /f _{TB} ¹⁴ /f _{TB}	ct Time Ba	se 0 Time-o	out Period						
	LIF	fsys/ RC	M fr	B ÷2 ¹²		ne Base 0 Inf ne Base 1 Inf	-				
			Time	Base Inte	rrupt						

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/ D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the LVD interrupt request flag, LVF, will be also automatically cleared.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the EEPROM interrupt request flag, DEF, will also be automatically cleared.

Multi-function Interrupts

Within this device there are up to three Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts will not be automatically reset and must be manually reset by the application program.

TM Interrupts

The Standard and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage conditionwill be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the VDD voltage is above the preset low voltage value. The ENLVD bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.


LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	ENLVD	VBGEN	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0
Bit 7~6	Unimplemented, read as "0"							
Bit 5	LVDO: LVD Output Flag 0: No Low Voltage Detect 1: Low Voltage Detect							
Bit 4	ENLVD: Low Voltage Detector Control 0: Disable 1: Enable							
Bit 3	VBGEN: Bandgap buffer Control 0: Disable 1: Enable							
	Note that the Bandgap circuit is enabled when the LVD or LVR function is enabled or when the VBGEN bit is set to 1.							
Bit 2~0	VLVD2~VLVD0: Select LVD Voltage 000: 2.0V 001: 2.2V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V							
	110: 3. 111: 4.							



LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the ENLVD bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.




The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the ENLVD bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.

When LVD function is enabled, it is recommenced to clear LVD flag first, and then enables interrupt function to avoid mistake action.



Application Circuits



HT45F5R Battery Charge (Support QC2.0)



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m]. i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Add Data Memory to ACC 1 Z, C, AC, OV NDD A,[m] Add ACC to Data Memory 1 ^{Nore} Z, C, AC, OV NDC A,[m] Add ACC to Data Memory 1 Z, C, AC, OV DDA,x Add immediate data to ACC 1 Z, C, AC, OV DDC A,[m] Add Data Memory to ACC with Carry 1 Z, C, AC, OV DDC A,[m] Add ACC to Data memory with Carry 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Nore} Z, C, AC, OV SuB A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Nore} Z, C, AC, OV DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Nore} Z, C, AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Nore} Z ND A,[m] Logical AND Data Memory to ACC 1 Z ND A,[m] Logical AND ACC to Data Memory 1 ^{Nore} Z ND A,[m] Logical AND ACC to Data Memory 1 ^{Nore} Z ND A,[m] Logical CR Coc to Data Memory 1 ^N	Mnemonic	Description	Cycles	Flag Affected
DDM A,[m] Add ACC to Data Memory 1 ^{Note} Z, C, AC, OV DDD A, x Add immediate data to ACC 1 Z, C, AC, OV DDC A,[m] Add Data Memory to ACC with Carry 1 Z, C, AC, OV DDC A,[m] Add ACC to Data memory with Carry 1 ^{Note} Z, C, AC, OV Subtract Data Memory from ACC 1 Z, C, AC, OV Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z, C, AC, OV Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV Subtract Data Memory from ACC C 1 Z C, AC, OV Ope Coperation NDA A,[m] Logical AND Data Memory to ACC 1 Z ND A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z C ORA,[m] Logical AND ACC to Data Memory 1 ^{Note} Z C ND A,[m] Logical AND ACC to Data Me	Arithmetic		-	-
NDDM A.[m] Add ACC to Data Memory 1 Z, C, AC, OV NDD A,x Add immediate data to ACC 1 Z, C, AC, OV NDC A,[m] Add Data Memory to ACC with Carry 1 Z, C, AC, OV NDCM A,[m] Add ACC to Data memory with Carry 1 Z, C, AC, OV SUB A,x Subtract immediate data from the ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Nove} Z, C, AC, OV SuB A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV SuB A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Nove} Z, C, AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Nove} Z, C, AC, OV OAA [m] Logical AND Data Memory to ACC 1 Z Z, C, AC, OV ND A,[m] Logical AND ACC to Data Memory 1 ^{Nove} Z Z NDA A,[m] Logical AND ACC to Data Memory 1 ^{Nove} Z Z NDA A,[m] Logical AND ACC to Data Memory 1 ^{Nove} Z Z<	ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
DDC A.[m] Add Data Memory to ACC with Carry 1 Z. C. AC, OV DDC A.[m] Add ACC to Data memory with Carry 1 Note Z. C. AC, OV SUB A.[m] Subtract immediate data from the ACC 1 Z. C. AC, OV SUB A.[m] Subtract Data Memory from ACC 1 Z. C. AC, OV SUB A.[m] Subtract Data Memory from ACC with result in Data Memory 1 Z. C. AC, OV SBC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z. C. AC, OV SBC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z. C. AC, OV SBC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z. C. AC, OV SBC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z. C. AC, OV SBC A.[m] Logical AND Data Memory to ACC 1 Z C. AC, OV NDA A.[m] Logical AND AcC to Data Memory 1 Note Z SIM A.[m] Logical AND ACC to Data Memory 1 Note Z NDM A.[m] Logical AND ACC to Data Memory 1 Note Z NDM A.[m] Logic	ADDM A,[m]		1 ^{Note}	Z, C, AC, OV
Add Data Memory to ACC with Carry 1 Z, C, AC, OV NDCMA,[m] Add ACC to Data memory with Carry 1 Z, C, AC, OV SUB A, x Subtract immediate data from the ACC 1 Z, C, AC, OV SUB A, [m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A, [m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z, C, AC, OV SBC A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z, C, AC, OV SBC A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z, C, AC, OV SBC A, [m] Decimal adjust ACC for Addition with result in Data Memory 1 Z, C, AC, OV SAG (Departion 1 Z C, AC, OV NND A, [m] Logical AND Data Memory to ACC 1 Z DR A, [m] Logical AND ACC to Data Memory 1 Note NDM A, [m] Logical AND ACC to Data Memory 1 Note Z NOA A, [m] Logical AND ACC to Data Memory 1 Note Z NDM A, [m] Logical AND ACC to Data Memor	ADD A,x		1	Z, C, AC, OV
Determining Add Rec Data memory with resulty 1 Z. C. AG, OV SUB A.x Subtract Data Memory from ACC 1 Z. C. AC, OV SUB A.[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z. C. AC, OV SBC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z. C. AC, OV SBC M.[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z. C. AC, OV AA[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z orgic Operation 1 Z C. AC, OV NDD A.[m] Logical AND Data Memory to ACC 1 Z NDD A.[m] Logical OR Data Memory to ACC 1 Z NDM A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORR A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORM A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORR A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORR A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORR A.[m] Logical AND ACC to Data Memory 1 ^N	ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
SUB A,x Subtract immediate data from the ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z, C, AC, OV SBC A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV BSCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z, C, AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z ORA,[m] Logical OR Data Memory to ACC 1 Z Z ORA A,[m] Logical OR Data Memory to ACC 1 Z Z NDM A,[m] Logical OR ACC to Data Memory 1 ^{Note} Z Z NDM A,[m] Logical ND ACC to Data Memory 1 ^{Note} Z Z NDM A,[m] Logical CR ACC to Data Memory 1 ^{Note} Z Z NDA,x Logical XOR ACC to Data Memory 1 ^{Note} Z Z </td <td>ADCM A,[m]</td> <td>Add ACC to Data memory with Carry</td> <td>1^{Note}</td> <td>Z, C, AC, OV</td>	ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV
SUBM A.[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z. C. A.C. OV SBC A.[m] Subtract Data Memory from ACC with Carry 1 Z. C. A.C. OV SBC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z. C. A.C. OV BCM A.[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z. C. A.C. OV ogic Operation 1 Note C 1 Z ND A.[m] Logical AND Data Memory to ACC 1 Z Z OR A.[m] Logical AND Act Memory to ACC 1 Z Z NDA A.[m] Logical ANA CC to Data Memory 1 ^{Note} Z Z ORM A.[m] Logical ANA CC to Data Memory 1 ^{Note} Z Z ND A.x Logical ANA CC to Data Memory 1 ^{Note} Z Z ND A.x Logical AND immediate Data to ACC 1 Z Z OR A.x Logical AND immediate Data to ACC 1 Z Z OPLA [m] Complement Data Memory with result in ACC 1 Z	SUB A,x		1	Z, C, AC, OV
SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z, C, AC, OV SBC A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV SBC A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV SBC A,[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z, C, AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z Ogic Operation 1 Z C AC, OV NDD A,[m] Logical AND Data Memory to ACC 1 Z Z OR A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z Z ORM A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z Z ORM A,[m] Logical AND immediate Data to ACC 1 Z Z ORM A,[m] Logical AND immediate Data to ACC 1 Z Z ORA A,x Logical AND immediate Data to ACC 1 Z Z ORA A,x Logical AME momory with result in ACC 1 Z	SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
BBCM A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Note Z, C, AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 Note C .ogic Operation NND A.[m] Logical AND Data Memory to ACC 1 Z NDR A.[m] Logical OR Data Memory to ACC 1 Z C NDM A.[m] Logical AND AcC to Data Memory to ACC 1 Z C NDM A.[m] Logical AND ACC to Data Memory 1 Note Z C NDM A.[m] Logical OR ACC to Data Memory 1 Note Z C ORM A.[m] Logical COR ACC to Data Memory 1 Note Z C VORM A.[m] Logical AND immediate Data to ACC 1 Z C OR A,x Logical AND immediate Data to ACC 1 Z Z VAD A,x Logical XOR immediate Data to ACC 1 Z Z CPLA [m] Complement Data Memory 1 Note Z Z CPLA [m] Complement Data Memory with result in ACC 1 Z Z	SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV
SBCM A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory1 NoteZ. C. AC. OVDAA [m]Decimal adjust ACC for Addition with result in Data Memory1 NoteC.ogic Operation1ZCNND A.[m]Logical AND Data Memory to ACC1ZOR A.[m]Logical OR Data Memory to ACC1ZNNDM A.[m]Logical AND ACC to Data Memory to ACC1ZNNDM A.[m]Logical AND ACC to Data Memory1 NoteZDRM A.[m]Logical OR ACC to Data Memory1 NoteZCORM A.[m]Logical OR ACC to Data Memory1 NoteZDRM A.[m]Logical OR ACC to Data Memory1 NoteZCORM A.[m]Logical OR ACC to Data Memory1 NoteZCORM A.[m]Logical OR ACC to Data Memory1 NoteZCORM A.[m]Logical OR immediate Data to ACC1ZDR A.xLogical COR immediate Data to ACC1ZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Complement Data Memory with result in ACC1ZDEC A[m]Decrement Data Memory with result in ACC1ZDEC A[m]Decrement Data Memory with result in ACC1ZDEC A[m]Decrement Data Memory right with result in ACC1CDEC A[m]Rotate Data Memory right through Carry with result in ACC1CRRA [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m]Rotate D	SBC A,[m]	Subtract Data Memory from ACC with Carry	-	Z, C, AC, OV
DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 Note C Logic Operation I Z I Z NDA A.[m] Logical AND Data Memory to ACC 1 Z I Z OR A.[m] Logical XOR Data Memory to ACC 1 Z I Z NDM A.[m] Logical XOR Data Memory to ACC 1 Z I Z NDM A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z I Z QRM A.[m] Logical Consta CC to Data Memory 1 ^{Note} Z I Z QRM A.[m] Logical XOR ACC to Data Memory 1 ^{Note} Z I Z QRM A.[m] Logical XOR immediate Data to ACC 1 Z I Z QRA,x Logical XOR immediate Data to ACC 1 Z I Z QRA,x Logical XOR immediate Data to ACC 1 Z I Z CPL [m] Complement Data Memory with result in ACC 1 Z Z I Z <	SBCM A,[m]		1 ^{Note}	Z, C, AC, OV
ND A,[m] Logical AND Data Memory to ACC 1 Z DR A,[m] Logical OR Data Memory to ACC 1 Z COR A,[m] Logical XOR Data Memory to ACC 1 Z NDM A,[m] Logical XOR Data Memory to ACC 1 Z NDM A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORM A,[m] Logical OR ACC to Data Memory 1 ^{Note} Z ORM A,[m] Logical XOR ACC to Data Memory 1 ^{Note} Z ORM A,[m] Logical XOR ACC to Data Memory 1 ^{Note} Z ORM A,[m] Logical XOR ACC to Data Memory 1 ^{Note} Z ORA,x Logical AOR immediate Data to ACC 1 Z OR A,x Logical XOR immediate Data to ACC 1 Z DPL [m] Complement Data Memory with result in ACC 1 Z DPLA [m] Complement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory right with result in ACC 1 Z <td>DAA [m]</td> <td></td> <td>1^{Note}</td> <td>С</td>	DAA [m]		1 ^{Note}	С
DR A,[m] Logical OR Data Memory to ACC 1 Z KOR A,[m] Logical XOR Data Memory to ACC 1 Z NDM A,[m] Logical AND ACC to Data Memory 1 Z ORM A,[m] Logical OR ACC to Data Memory 1 Note Z ORM A,[m] Logical OR ACC to Data Memory 1 Note Z ORM A,[m] Logical XOR ACC to Data Memory 1 Note Z VORM A,[m] Logical AOR ACC to Data Memory 1 Note Z VAD A,x Logical AND immediate Data to ACC 1 Z Z VOR A,x Logical XOR immediate Data to ACC 1 Z Z COR A,x Logical XOR immediate Data to ACC 1 Z Z COR A,x Logical XOR immediate Data to ACC 1 Z Z CPLE [m] Complement Data Memory 1 Note Z CPL [m] Complement Data Memory with result in ACC 1 Z Z DEC [m] Increment Data Memory with result in ACC 1 Z Z DEC [m] Decrement Data Memory right with result in AC	Logic Operation		1	
DR A,[m] Logical OR Data Memory to ACC 1 Z KOR A,[m] Logical XOR Data Memory to ACC 1 Z NDM A,[m] Logical AND ACC to Data Memory 1 Note Z DRM A,[m] Logical OR ACC to Data Memory 1 Note Z ORM A,[m] Logical OR ACC to Data Memory 1 Note Z VAD A,[m] Logical XOR ACC to Data Memory 1 Note Z VAND A,[m] Logical XOR ACC to Data Memory 1 Note Z VAND A,x Logical AND immediate Data to ACC 1 Z Z VAR A,x Logical OR immediate Data to ACC 1 Z Z COR A,x Logical XOR immediate Data to ACC 1 Z Z CPL [m] Complement Data Memory 1 Note Z CPL [m] Complement Data Memory with result in ACC 1 Z Z NCA [m] Increment Data Memory with result in ACC 1 Z Z DEC [m] Decrement Data Memory 1 Note Z Z DEC [m] Decrement Data Mem	AND A,[m]	Logical AND Data Memory to ACC	1	Z
KOR A, [m]Logical XOR Data Memory to ACC1ZANDM A, [m]Logical AND ACC to Data Memory11ZORM A, [m]Logical OR ACC to Data Memory11ZCORM A, [m]Logical XOR ACC to Data Memory11ZAND A, xLogical AND immediate Data to ACC1ZND A, xLogical OR immediate Data to ACC1ZOR A, xLogical XOR immediate Data to ACC1ZCOR A, xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1NoteZCPL [m]Complement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZRotateRateTXXXRA [m]Rotate Data Memory right with result in ACC1CCRCA [m]Rotate Data Memory right through Carry with result in ACC1CCRCA [m]Rotate Data Memory right through Carry1NoneCCRLA [m]Rotate Data Memory right through Carry with result in ACC1NoneCRCA [m]	OR A,[m]		1	Z
Albert Mining Legical OR ACC to Data Memory 1 Note Z CORM A,[m] Logical XOR ACC to Data Memory 1 Note Z XND A,x Logical XOR ACC to Data Memory 1 Note Z ND A,x Logical AND immediate Data to ACC 1 Z OR A,x Logical OR immediate Data to ACC 1 Z OR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z CPL [m] Complement Data Memory 1 Note Z CPLA [m] Complement Data Memory with result in ACC 1 Z NCC [m] Increment Data Memory with result in ACC 1 Z NCE [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right through Carry with result in ACC 1<	XOR A,[m]		1	Z
And MappingDesignation of the bata function of	ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
KORM A.[m]Logical XOR ACC to Data Memory1 NoteZAND A,xLogical AND immediate Data to ACC1ZOR A,xLogical OR immediate Data to ACC1ZOR A,xLogical XOR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1 NoteZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Increment Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZRATERet E Data Memory right with result in ACC1NoneRR [m]Rotate Data Memory right with result in ACC1NoneRRCA [m]Rotate Data Memory right with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1 NoteCRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left through Carry with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLCA [m]Rotate Data	ORM A,[m]	Logical OR ACC to Data Memory		Z
DR A,xLogical OR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1NoteZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Increment Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZRRA [m]Rotate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1CRRA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1NoneRRA [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left through Carry with result in ACC1CRLA [m]Rotate Data Memory left through Carry with result in ACC1N	XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
COR A, xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1NoteZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Increment Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory1 ^{Note} ZRRA [m]Rotate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left1 ^{Note} NoneRL [m]Rotate Data Memory left1 ^{Note} NoneRLCA [m]Rotate Data Memory left1C	AND A,x	Logical AND immediate Data to ACC	1	Z
CPL [m]Complement Data Memory1 NoteZCPLA [m]Complement Data Memory with result in ACC1Zncrement & DecrementIncrement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZRAA [m]Rotate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1NoneRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1 NoteCRRCA [m]Rotate Data Memory right through Carry1 NoteCRRCA [m]Rotate Data Memory right through Carry1 NoteCRRCA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left1 NoneNoneRLCA [m]Rotate Data Memory left1 NoneNoneRLCA [m]Rotate Data Memory left1 None1RLCA [m]Rotate Data Memory left1 None1	OR A,x	Logical OR immediate Data to ACC	1	Z
CPLA [m] Complement Data Memory with result in ACC 1 Z ncrement & Decrement Increment Data Memory with result in ACC 1 Z NCA [m] Increment Data Memory with result in ACC 1 Z NC [m] Increment Data Memory with result in ACC 1 Z NCE [m] Decrement Data Memory with result in ACC 1 Z DECA [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z OEC [m] Decrement Data Memory right with result in ACC 1 None RRA [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None	XOR A,x	Logical XOR immediate Data to ACC	1	Z
Increment & DecrementNCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory1 ^{Note} ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory1 ^{Note} ZRotateRef [m]Rotate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1NoneRRC [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m]Rotate Data Memory right through Carry1 ^{Note} CRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left1 ^{Note} NoneRLCA [m]Rotate Data Memory left1NoneRLCA [m]Rotate Data Memory left through Carry with result in ACC1C	CPL [m]	Complement Data Memory	1 ^{Note}	Z
NCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory1^NoteZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory1^NoteZRotateRotate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1NoneRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m]Rotate Data Memory right through Carry1^NoteCRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left1^NoteNoneRLCA [m]Rotate Data Memory left1NoneRLCA [m]Rotate Data Memory left1C	CPLA [m]	Complement Data Memory with result in ACC	1	Z
NC [m] Increment Data Memory 1 ^{Note} Z DECA [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory 1 ^{Note} Z Rotate 1 None Z RRA [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left 1 ^{Note} None RLA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left 1 ^{Note} None	Increment & Decr	ement		
Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory 1 ^{Note} Z Rotate Rate Data Memory right with result in ACC 1 None RRA [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left 1 ^{Note} None RLA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	INCA [m]	Increment Data Memory with result in ACC	1	Z
DEC [m] Decrement Data Memory 1 ^{Note} Z Rotate Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right 1 ^{Note} None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry 1 ^{Note} C RRCA [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	INC [m]	Increment Data Memory	1 ^{Note}	Z
Rotate 1 None RRA [m] Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	DECA [m]	Decrement Data Memory with result in ACC		Z
RRA [m]Rotate Data Memory right with result in ACC1NoneRR [m]Rotate Data Memory right1 ^{Note} NoneRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m]Rotate Data Memory right through Carry1 ^{Note} CRRC [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left1 ^{Note} NoneRLCA [m]Rotate Data Memory left through Carry with result in ACC1C	DEC [m]	Decrement Data Memory	1 ^{Note}	Z
RR [m] Rotate Data Memory right 1 ^{Note} None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	Rotate	·		
RCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RRA [m]	Rotate Data Memory right with result in ACC	1	None
RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RRCA [m]	Rotate Data Memory right through Carry with result in ACC		С
RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RRC [m]		1 ^{Note}	С
RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RLA [m]		1	None
	RL [m]		1 ^{Note}	None
	RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
	RLC [m]		1 ^{Note}	С



It a Move DV A, [m] Move Data Memory to ACC DV [m],A Move ACC to Data Memory DV A, x Move immediate data to ACC t Operation It operation .R [m].i Clear bit of Data Memory .R [m].i Clear bit of Data Memory .R [m].i Set bit of Data Memory .R [m].i Set bit of Data Memory	1 1 ^{Note} 1 1 ^{Note} 2 1 ^{Note} 1 ^{Note}	None None None None None
DV [m],A Move ACC to Data Memory DV A,x Move immediate data to ACC t Operation Image: Clear bit of Data Memory R[m].i Clear bit of Data Memory T[m].i Set bit of Data Memory anch Operation Image: Clear bit of Data Memory is zero IP addr Jump unconditionally 2[m] Skip if Data Memory is zero CA [m] Skip if bit i of Data Memory is zero [m].i Skip if bit i of Data Memory is zero	1 ^{Note} 1 1 1 1 1 1 2 2 1 ^{Note}	None None None None
DV A,x Move immediate data to ACC t Operation Image: Clear bit of Data Memory IR [m].i Clear bit of Data Memory T [m].i Set bit of Data Memory anch Operation Image: Clear bit of Data Memory is zero IP addr Jump unconditionally I[m] Skip if Data Memory is zero CA [m] Skip if Data Memory is zero Im.i Skip if bit i of Data Memory is zero	1 1 1 ^{Note} 1 ^{Note} 2 1 ^{Note}	None None None
t Operation .R [m].i Clear bit of Data Memory T [m].i Set bit of Data Memory anch Operation IP addr Jump unconditionally [m] Skip if Data Memory is zero CA [m] Skip if Data Memory is zero [m].i Skip if bit i of Data Memory is zero	1 ^{Note} 1 ^{Note} 2 1 ^{Note}	None None
Image: Regime in the system Clear bit of Data Memory CT [m].i Set bit of Data Memory anch Operation Image: Antiperiod Stress of the system IP addr Jump unconditionally [m] Skip if Data Memory is zero CA [m] Skip if Data Memory is zero [m].i Skip if bit i of Data Memory is zero	2 1 ^{Note}	None
T [m].i Set bit of Data Memory anch Operation IP addr Jump unconditionally [m] Skip if Data Memory is zero CA [m] Skip if Data Memory is zero with data movement to ACC ? [m].i Skip if bit i of Data Memory is zero	2 1 ^{Note}	None
anch Operation IP addr Jump unconditionally [m] Skip if Data Memory is zero [A [m] Skip if Data Memory is zero with data movement to ACC [C] [m].i Skip if bit i of Data Memory is zero	2 1 ^{Note}	
IP addr Jump unconditionally [m] Skip if Data Memory is zero [A [m] Skip if Data Memory is zero with data movement to ACC [m].i Skip if bit i of Data Memory is zero	1 ^{Note}	None
[m] Skip if Data Memory is zero [A [m] Skip if Data Memory is zero with data movement to ACC [m].i Skip if bit i of Data Memory is zero	1 ^{Note}	None
[M] Skip if Data Memory is zero with data movement to ACC [m].i Skip if bit i of Data Memory is zero		INDIC
[M] Skip if Data Memory is zero with data movement to ACC [m].i Skip if bit i of Data Memory is zero	1 ^{Note}	None
		None
IZ [m] i Skin if hit i of Data Memory is not zero	1 ^{Note}	None
יב ניון.י וטג ז ט טמנמ אופוווטרא וא ווטג בפוט	1 ^{Note}	None
Z [m] Skip if increment Data Memory is zero	1 ^{Note}	None
DZ [m] Skip if decrement Data Memory is zero	1 ^{Note}	None
ZA [m] Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
DZA [m] Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
ALL addr Subroutine call	2	None
T Return from subroutine	2	None
T A,x Return from subroutine and load immediate data to ACC	2	None
TI Return from interrupt	2	None
ble Read Operation		
BRD [m] Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
BRDC [m] Read table (current page) to TBLH and Data Memory	2 ^{Note}	None
BRDL [m] Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
scellaneous		
DP No operation	1	None
R [m] Clear Data Memory	1 ^{Note}	None
T [m] Set Data Memory	1 ^{Note}	None
R WDT Clear Watchdog Timer	1	TO, PDF
.R WDT1 Pre-clear Watchdog Timer	1	TO, PDF
.R WDT2 Pre-clear Watchdog Timer	1	TO, PDF
VAP [m] Swap nibbles of Data Memory	1 ^{Note}	None
VAPA [m] Swap nibbles of Data Memory with result in ACC	1	None
ALT Enter power down mode	1	

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m]	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] $\leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" [m] Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m] Description	Clear Data Memory Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation Affected flag(s)	$[m]$.i $\leftarrow 0$ None
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared $TO \leftarrow 0$
	$PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
CLR WDT1 Description	Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect.
	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$
Description Operation Affected flag(s)	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description Operation	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$
Description Operation Affected flag(s) CLR WDT2	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no
Description Operation Affected flag(s) CLR WDT2 Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s)	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m]	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m]	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which



CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$ [m] \leftarrow ACC + 00H \text{ or} [m] \leftarrow ACC + 06H \text{ or} [m] \leftarrow ACC + 60H \text{ or} [m] \leftarrow ACC + 66H $
Affected flag(s)	C
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Ζ



JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise
	logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None



RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None



RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow [m].0
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	С
SBC A,[m]	Subtract Data Memory from ACC with Carry
SBC A,[m] Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] – C
Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] – C OV, Z, AC, C
Description Operation Affected flag(s) SBCM A,[m] Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$
Description Operation Affected flag(s) SBCM A,[m] Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SBCM A,[m] Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$
Description Operation Affected flag(s) SBCM A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C
Description Operation Affected flag(s) SBCM A,[m] Description Operation Affected flag(s) SDZ [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is fetched, it is a two cycle instruction. If the result is not 0 the program



SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m] Description Operation Affected flag(s)	Read table (specific page) to TBLH and Data Memory The low byte of the program code (specific page) addressed by the table pointer pair (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None
Arrected hug(s)	
TABRDC [m]	Read table (current page) to TBLH and Data Memory
Description	The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information



24-pin SSOP (150mil) Outline Dimensions







Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
В	—	0.154 BSC	—
С	0.008	—	0.012
C'	—	0.341 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.0 BSC	—
В	—	3.9 BSC	—
С	0.20	—	0.30
C'	—	8.66 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°

28-pin SSOP (150mil) Outline Dimensions





Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
В	—	0.154 BSC	—
С	0.008	_	0.012
C'	—	0.390 BSC	—
D	_	—	0.069
E	_	0.025 BSC	—
F	0.004	—	0.0098
G	0.016	—	0.050
Н	0.004	_	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.0 BSC	—
В	—	3.9 BSC	—
С	0.20	—	0.30
C'	—	9.9 BSC	_
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	—	0.25
α	0°	_	8°

Copyright[©] 2016 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw/en/home.

138