

# Ultra High-PSRR, Low-Noise, 300mA CMOS Linear Regulator

#### **General Description**

The EMP8130 features ultra-high power supply rejection ratio, low output voltage noise, low dropout voltage, low quiescent current and fast transient response. It guarantees delivery of 300mA output current and supports preset output voltages ranging from 0.8V to 4.0V with 0.1V increment.

Based on its low quiescent current consumption and its less than 1uA shutdown mode of logical operation, the EMP8130 is ideal for battery-powered applications. The high power supply rejection ratio of the EMP8130 holds well for low input voltages typically encountered in battery-operated systems. The regulator is stable with small ceramic capacitive loads (1µF typical).

The EMP8130 is available in miniature SOT-23-5 package.


## **Applications**

- Wireless handsets
- PCMCIA cards
- DSP core power
- Hand-held instruments
- Battery-powered systems
- Portable information appliances

#### **Features**


- 300mA guaranteed output current
- 75dB typical PSRR at 1kHz
- 260mV (V<sub>OUT</sub>=3.3V) typical dropout at 300mA
- 52µA typical quiescent current
- Less than 1µA typical shutdown mode
- Fast line and load transient response
- 1.7V to 5.5V input range
- Auto-discharge during chip disable
- 0.8V to 4.0V output voltage range
- Stable with small ceramic output capacitors
- Fold-back over current protection
- ±1% output voltage tolerance

# **Typical Application**





# **Connection Diagrams**



## **Order information**

EMP8130-XXVN05NRR			
XX	Output voltage		
VN05	SOT-23-5 Package		
NRR	RoHS & Halogen free package Rating: -40 to 85°C Package in Tape & Reel		

# Order, Marking & Packing Information

Package	Vout-A	Product ID.	Marking	Packing	
	0.8V	EMP8130-08VN05NRR			
	1.0V	I.OV EMP8130-10VN05NRR			
	1.2V	EMP8130-12VN05NRR	EMP8130-13VN05NRR  5 4 EMP8130-15VN05NRR 8130		
	1.3V	EMP8130-13VN05NRR			
201035	1.5V	EMP8130-15VN05NRR		8130 Tape & Reel	
SOT-23-5	1.8V	EMP8130-18VN05NRR	Tracking Code		
	2.5V	EMP8130-25VN05NRR	PIN1 DOT		
	2.8V	EMP8130-28VN05NRR			
	3.0V	EMP8130-30VN05NRR			
	3.3V	EMP8130-33VN05NRR			



# **Pin Functions**

Name	SOT-23-5	Function	
IN 1		Supply Voltage Input.	
		Require a minimum input capacitor of close to 1µF ceramic capacitor to ensure	
		stability and sufficient decoupling from the ground pin.	
GND	2	Ground Pin.	
EN.	3	Enable Input.	
		Enable the regulator by pulling the EN pin High. To keep the regulator on during	
EN		normal operation, connect the EN pin to $V_{\text{IN}}.$ The EN pin must not exceed $V_{\text{IN}}$	
		under all operating conditions.	
NC	4	No Connected.	
		Regulated Output Voltage Pin.	
OUT	5	A small 1µF ceramic capacitor is needed from this pin to ground to assure	
		stability.	

# **Functional Block Diagram**




FIG.1. Functional Block Diagram of EMP8130



Absolute Maximum Ratings (Notes 1, 2)

IN, EN, OUT -0.3V to 6.5V Lead Temperature (Soldering, 10 sec.) 260°C

Power Dissipation (Note 8) ESD Rating

Storage Temperature Range -65°C to 150°C Human Body Model 2KV

Junction Temperature (TJ) 150°C Machine Model 200V

Operating Ratings (Note 1, 2)

Supply Voltage 1.7V to 5.5V Thermal Resistance ( $\theta_{JA}$ , Note 3)) 152°C/W (SOT-23-5) Operating Temperature Range -40°C to 85°C Thermal Resistance ( $\theta_{JC}$ , Note 4)) 81°C/W (SOT-23-5)

#### **Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $V_{IN} = V_{OUT} + 1V$  (Note 5),  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 1 \mu F$ ,  $T_A = 25$ °C. **Boldface** limits apply for the operating temperature extremes: -40°C and 85°C.

Symbol	Parameter	Conditions	Min	Typ (Note. 7)	Max	Units	
$V_{IN}$	Input Voltage		1.7		5.5	V	
$V_{OUT}$	Output Voltage		0.8		4.0	V	
		Vout>2.0V, T=25	X0.99		X1.01	V	
A 1/	Outrout Valtores Talavers	Vout<=2.0V, T=25	-20		+20	mV	
$\Delta V_{\text{OTL}}$	Output Voltage Tolerance	Vout>2V, -40~85C	X0.97		X1.03	V	
		Vout<=2V, -40~85C	-60		60	mV	
I <sub>OUT</sub>	Maximum Output Current	Average DC Current Rating	300			mA	
Isc	Short Current Limit			40		mA	
IQ	Quiescent Current	Iout = 0mA		52	75	μA	
I <sub>SD</sub>	Shutdown Supply Current	V <sub>OUT</sub> = 0V, EN = GND		0.2	1	μΑ	
		I <sub>OUT</sub> = 300mA, Vout=0.8V		860		mV	
		I <sub>OUT</sub> = 300mA, Vout=1.2V		580			
\/	Draw and Maltana (Nata 4)	I <sub>OUT</sub> = 300mA, Vout=1.5V		440			
$V_{DO}$	Dropout Voltage (Note4)	I <sub>OUT</sub> = 300mA, Vout=1.8V		380			
		I <sub>OUT</sub> = 300mA, Vout=2.8V		290			
		I <sub>OUT</sub> = 300mA, Vout=3.3V		260			
A \ /	Line Regulation	$I_{OUT} = 1 \text{mA}$ , $(V_{OUT} + 1V) \le V_{IN} \le 5.5V$		0.02	0.1	%/V	
$\Delta V_{\text{OUT}}$	Load Regulation	1mA ≤ lout ≤ 300mA		10	30	mV	
PSRR	Power supply rejection ratio	f = 1kHz, Ripple 0.2 Vp-p, Vin=Set Vout +1V, lout = 30mA		75		dB	
e <sub>n</sub>	Output Voltage Noise	V <sub>OUT</sub> =0.8V, I <sub>OUT</sub> =30mA, 10Hz ≤ f ≤ 100kHz		40		μV <sub>RMS</sub>	
			1.0			- v	
V <sub>EN</sub>	EN Input Threshold				0.4		
I <sub>EN</sub>	EN Input Bias Current	EN=GND or VIN		0.1	1	μΑ	



- **Note 1:** Absolute Maximum ratings indicate limits beyond which damage may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.
- Note 2: All voltages are with respect to the potential at the ground pin.
- **Note 3:**  $\theta$  JA is measured in the natural convection at TA=25°C on a high effective thermal conductivity test board (2 layers, 2SOP).
- **Note 4:**  $\theta$  JC represents the resistance to the heat flows the chip to package top case.
- Note 5: Dropout voltage is measured by reducing  $V_{IN}$  until  $V_{OUT}$  drops 100mV from its nominal value at  $V_{IN}$  - $V_{OUT}$  = 1V.
- Note 6: Maximum Power dissipation for the device is calculated using the following equations:

$$P_D = \frac{T_J(MAX) - T_A}{\theta_{JA}}$$

Where  $T_J(MAX)$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance. E.g. for the SOT-23-5 package  $\theta_{JA}$  = 152°C/W,  $T_J$  (MAX) = 150°C and using  $T_A$  = 25°C, the maximum power dissipation is found to be 0.82W. The derating factor (-1/ $\theta_{JA}$ ) = -6.6mW/°C, thus below 25°C the power dissipation figure can be increased by 6.6mW per degree, and similarity decreased by this factor for temperatures above 25°C.


Note 7: Typical values represent the most likely parametric norm.

Publication Date: Feb. 2014 Revision: 0.1 5/12



# **Typical Performance Characteristics**


Unless otherwise specified,  $V_{IN} = V_{OUT (NOM)} + 1V$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 1 \mu F$ ,  $T_A = 25 ^{\circ}C$ 





# Typical Performance Characteristics (cont.)

Unless otherwise specified,  $V_{IN} = V_{OUT\ (NOM)} + 1V$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 1 \mu F$ ,  $T_A = 25 ^{\circ}C$ 





# **Application Information**

#### **General Description**

Referring to Fig.1 as shown in the Functional Block Diagram section, the EMP8130 adopts the classical regulator topology in which negative feedback control is used to perform the desired voltage regulating function. The sub Vout-select form the feedback circuit which samples the output voltage for the error amplifier's non-inverting input. The inverting input is set to the bandgap reference voltage. Due to its high open-loop gain, the error amplifier ensures that the sampled output feedback voltage at its non-inverting input is virtually equal to the preset voltage reference voltage. The error amplifier compares the voltage difference at its inputs and produces an appropriate driving voltage to the P-channel MOS pass transistor, which controls the amount of current reaching the output. If there are changes in the output voltage due to load changes, the feedback resistors register these changes to the non-inverting input of the error amplifier. The error amplifier then adjusts its driving voltage to maintain virtual short between its two input nodes under all loading conditions. The regulation of the output voltage is achieved as a direct result of the error amplifier keeping its input voltages equal. This negative feedback control topology is further augmented by the shutdown, the temperature and current protection circuitry.

#### **Output Capacitor**

The EMP8130 is specially designed for use with ceramic output capacitors of as low as  $1\mu F$  to take advantage of the savings in cost and space, as well as the superior filtering of high frequency noise. Capacitors of higher value or other types may be used, but it is important to make sure its equivalent series resistance (ESR) be restricted to less than  $0.5\Omega$ . The use of larger capacitors with smaller ESR values is desirable for applications involving large and fast input or output transients, as well as situations where the application systems are not physically located immediately adjacent to the battery power source. Typical ceramic capacitors suitable for use with the EMP8130 are X5R and X7R. The X5R and the X7R capacitors are able to maintain their capacitance values to within  $\pm 20\%$  and  $\pm 10\%$ , respectively, as the temperature increases.

#### No-Load Stability

The EMP8130 is capable of stable operation during no-load conditions, a mandatory feature for some applications such as CMOS RAM keep-alive operations.

#### **Input Capacitor**

A minimum input capacitance of 1µF is required for EMP8130. The capacitor value may be increased without limit. Improper workbench set-ups may have adverse effects on the normal operation of the regulator. A case in point is the instability that may result from long supply lead inductance coupling to the output through the gate capacitance of the pass transistor. This will establish a pseudo LCR network, and is likely to happen under high current conditions or near dropout. A 10µF tantalum input capacitor will dampen the parasitic LCR action thanks to its high ESR. However, cautions should be exercised to avoid regulator short-circuit damage when tantalum capacitors are used, for they are prone to fail in short-circuit operating conditions.

Publication Date: Feb. 2014
Revision: 0.1 8/12

ESMT

#### **Power Dissipation**

Thermal overload results from excessive power dissipation that causes the IC junction temperature to increase beyond a safe operating level. The concept of thermal resistance  $\theta_{JA}$  (°C/W) is often used to describe an IC junction's relative readiness in allowing its thermal energy to dissipate to its ambient air. An IC junction with a low thermal resistance is preferred because it is relatively effective in dissipating its thermal energy to its ambient, thus resulting in a relatively low and desirable junction temperature. The relationship between  $\theta_{JA}$  and Ti is as follows:

$$T_J = \Theta_{JA} \times (P_D) + T_A$$

 $T_A$  is the ambient temperature, and  $P_D$  is the power generated by the IC and can be written as:

$$P_D = I_{OUT} (V_{IN} - V_{OUT})$$


As the above equations show, it is desirable to work with ICs whose  $\theta_{JA}$  values are small such that  $T_J$  does not increase strongly with PD. To avoid thermally overloading the EMP8130, refrain from exceeding the absolute maximum junction temperature rating of 150°C under continuous operating conditions. Overstressing the regulator with high loading currents and elevated input-to-output differential voltages can increase the IC die temperature significantly.


#### Shutdown

The EMP8130 enters sleep mode when the EN pin is low. When this occurs, the pass transistor, the error amplifier, and the biasing circuits, including the bandgap reference, are turned off, thus reducing the supply current to typically < 1uA. The low supply current makes the EMP8130 best suited for battery-powered applications. The maximum guaranteed voltage at the EN pin to enter sleep mode is 0.4V. A minimum guaranteed voltage of 1.0V at the EN pin will activate the EMP8130. To constantly keep the regulator on, direct connection of the EN pin to the VIN pin is allowed.





# Package Outline Drawing SOT-23-5





**TOP VIEW** 





**SIDE VIEW** 

**DETAIL A** 

C1 1	Dimension in mm		
Symbol	Min.	Max.	
А	0.90	1.45	
A1	0.00	0.15	
ь	0.30	0.50	
С	0.08	0.25	
D	2.70	3.10	
Е	1.40	1.80	
E1	2.60	3.00	
е	0.95 BSC		
L	0.30	0.60	



# **Revision History**

Revision	Date	Description
0.1	2014.02.11	Initial version.

Preliminary

# Important Notice

All rights reserved.

*FSMT* 

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Feb. 2014 Revision: 0.1 12/12