

# AZ100LVEL16VT

## PECL/ECL Oscillator Gain Stage & Buffer with Selectable Enable

[www.azmicrotek.com](http://www.azmicrotek.com)

### FEATURES


- Minimizes External Components
- High Bandwidth for  $\geq 1\text{GHz}$
- Similar Operation as [AZ100LVEL16VR](#) except in Disabled Condition,  $Q_{HG}$  is High
- $-147\text{ dBc/Hz}$  Typical Noise Floor

### DESCRIPTION

The [AZ100LVEL16VT](#) is a specialized oscillator gain stage with a high gain output buffer including an enable function. The  $Q_{HG}/\bar{Q}_{HG}$  outputs have voltage gain several times greater than the Q output. It provides a  $Q_{HG}/\bar{Q}_{HG}$  enable that allows continuous oscillator operation via the Q outputs.

The AZ100LVEL16VT also provides a 4mA internal pull-down current source for Q outputs. Internal input biasing further reduces the number of needed external components.

### BLOCK DIAGRAM



### APPLICATIONS

- Crystal or saw oscillators that require minimal external components.

### PACKAGE AVAILABILITY

- MLP8
  - Green/RoHS Compliant/Pb-Free


Order Number	Package	Marking
AZ100LVEL16VTNA <sup>1</sup>	MLP8	P9+ <Date Code> <sup>2</sup>
AZ100LVEL16VTNB <sup>1</sup>	MLP8	P8+ <Date Code> <sup>2</sup>

<sup>1</sup> [Tape & Reel](#) - Add 'R1' at end of PN for 7in (1k parts), 'R2' (2.5k) for 13in


<sup>2</sup> See [www.azmicrotek.com](http://www.azmicrotek.com) for [date code format](#)

**PIN DESCRIPTION AND CONFIGURATION****Table 1 - Pin Description AZ100LVEL16VTNA+**

Pin	Name	Type	Function
1	D	Input	Data Input
2	$\bar{D}$	Input	Inverting Data Input
3	$V_{BB}$	Output	Reference Voltage
4	EN	Input	Output Enable
5	$Q_{HG}$	Output	High Gain Inverting PECL Output
6	$Q_{HG}$	Output	High Gain PECL Output
7	$V_{CC}$	Power	Positive Supply
8	$\bar{Q}$	Output	Inverting PECL Output
9	$V_{EE}$	Power	Negative Supply

**Figure 1 - Pin Configuration for AZ100LVEL16VTNA+****Table 2 - Pin Description AZ100LVEL16VTNB+**


Pin	Name	Type	Function
1	D	Input	Data Input
2	$V_{BB}$	Output	Reference Voltage
3	EN	Input	Output Enable
4	$V_{EE}$	Power	Negative Supply
5	$Q_{HG}$	Output	High Gain Inverting PECL Output
6	$Q_{HG}$	Output	High Gain PECL Output
7	$V_{CC}$	Power	Positive Supply
8	$\bar{Q}$	Output	Inverting PECL Output
9	NC	-	N/A

**Figure 2 - Pin Configuration for AZ100LVEL16VTNB+**

**ENGINEERING NOTES**

The AZ100LVEL16VT is a specialized oscillator gain stage with a high gain output buffer including an enable. The  $Q_{HG}/\bar{Q}_{HG}$  outputs have a voltage gain several times greater than the Q output. When the EN input is LOW, the Q and  $Q_{HG}/\bar{Q}_{HG}$  outputs follow the data inputs. When EN is HIGH, the  $Q_{HG}$  output is forced high and the  $\bar{Q}_{HG}$  output is forced low.

For the AZ100LVEL16VTNA, both D and  $\bar{D}$  inputs are brought out and tied to the  $V_{BB}$  pin through 470 $\Omega$  internal bias resistors. In the AZ100LVEL16VTNB, the D input is internally tied directly to the  $V_{BB}$  pin and the  $\bar{D}$  input is tied to the  $V_{BB}$  pin through a 470 $\Omega$  internal bias resistor. Bypassing  $V_{BB}$  to ground with a 0.01  $\mu$ F capacitor is recommended.



**Figure 3 -Timing Diagram**




Figure 4 - S11




Figure 5 - S12




Figure 6 – S21




Figure 7 – S22

**PERFORMANCE DATA**

Table 3 – Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Condition	Rating	Unit
V <sub>CC</sub>	PECL Power Supply	V <sub>EE</sub> = 0V	0 to + 6.0	V
V <sub>I</sub>	PECL Input Voltage	V <sub>EE</sub> = 0V	0 to + 6.0	V
V <sub>D/D</sub>	D/D Input Voltage	Referenced to V <sub>BB</sub>	±0.75	V
I <sub>OUT</sub>	Output Current	Continuous Q/Q	25	mA
		Surge Q/Q	50	
		Continuous Q <sub>HG</sub> /Q <sub>HG</sub>	50	
		Surge Q <sub>HG</sub> /Q <sub>HG</sub>	100	
T <sub>A</sub>	Operating Temperature Range	-	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range	-	-65 to +150	°C
ESD <sub>HBM</sub>	Human Body Model Electro Static Discharge	-	2500	V
ESD <sub>MM</sub>	Machine Model Electro Static Discharge	-	200	V
ESD <sub>CDM</sub>	Charged Device Model Electro Static Discharge	-	2000	V

Table 4 - 100K ECL DC Characteristics

100K ECL DC Characteristics (V<sub>EE</sub> = -3.0V to -5.5V, V<sub>CC</sub> = GND)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage <sup>1</sup>	-1045	-835	-1025	-835	-1025	-835	-1025	-835	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1</sup>	-1925	-1555	-1900	-1620	-1900	-1620	-1900	-1620	mV
V <sub>BB</sub>	Reference Voltage	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
V <sub>IH</sub>	Input HIGH Voltage D/D, EN	-1165	-740	-1165	-740	-1165	-740	-1165	-740	mV
V <sub>IL</sub>	Input LOW Voltage D/D, EN	-1900	-1475	-1900	-1475	-1900	-1475	-1900	-1475	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	μA
I <sub>IL</sub>	Input LOW Current EN	0.5		0.5		0.5		0.5		μA
I <sub>EE</sub>	Power Supply Current <sup>1</sup>		48		48		48		54	mA

1. Specified with Q<sub>HG</sub>/Q<sub>HG</sub> terminated through 50Ω resistors to V<sub>CC</sub> - 2V.

Table 5 - 100K LVPECL DC Characteristics

## 100K LVPECL DC Characteristics (VEE = GND, VCC = +3.3V)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage <sup>1,2</sup>	2255	2465	2275	2465	2275	2465	2275	2465	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1,2</sup>	1375	1745	1400	1680	1400	1680	1400	1680	mV
V <sub>BB</sub>	Reference Voltage <sup>1</sup>	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
V <sub>IH</sub>	Input HIGH Voltage D/D, EN <sup>1</sup>	2135	2560	2135	2560	2135	2560	2135	2560	mV
V <sub>IL</sub>	Input LOW Voltage D/D, EN <sup>1</sup>	1400	1825	1400	1825	1400	1825	1400	1825	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	μA
I <sub>IL</sub>	Input LOW Current EN	0.5		0.5		0.5		0.5		μA
I <sub>EE</sub>	Power Supply Current <sup>2</sup>		48		48		48		54	mA

1. For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

2. Specified with Q<sub>HG</sub>/Q<sub>HG</sub> terminated through 50Ω resistors to V<sub>CC</sub> - 2V.

Table 6 - 100K PECL DC Characteristics

## 100K PECL DC Characteristics (VEE = GND, VCC = +5.0V)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage <sup>1,2</sup>	3955	4165	3975	4165	3975	4165	3975	4165	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1,2</sup>	3075	3445	3100	3380	3100	3380	3100	3380	mV
V <sub>BB</sub>	Reference Voltage <sup>1</sup>	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
V <sub>IH</sub>	Input HIGH Voltage D/D, EN <sup>1</sup>	3835	4260	3835	4260	3835	4260	3835	4260	mV
V <sub>IL</sub>	Input LOW Voltage D/D, EN <sup>1</sup>	3100	3525	3100	3525	3100	3525	3100	3525	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	μA
I <sub>IL</sub>	Input LOW Current EN	0.5		0.5		0.5		0.5		μA
I <sub>EE</sub>	Power Supply Current <sup>2</sup>		48		48		48		54	mA

1. For supply voltages other than 5.0V, use the ECL table values and ADD supply voltage value.

2. Specified with Q<sub>HG</sub>/Q<sub>HG</sub> terminated through 50Ω resistors to V<sub>CC</sub> - 2V.

Table 7 - AC Characteristics


AC Characteristics ( $V_{EE} = -3.0V$  to  $-5.5V$ ;  $V_{CC}=GND$  or  $V_{EE}=GND$ ;  $V_{CC} = +3.0V$  to  $+5.5V$ )

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{PLH}/t_{PHL}$	Propagation Delay													
	D to Q/Q <sup>1</sup>			350			350			350			350	ps
	D to Q <sub>HG</sub> /Q <sub>HG</sub> <sup>2</sup>			450			450			450			450	ps
$t_{SKEW}$	Duty Cycle Skew <sup>3</sup>		5	20		5	20		5	20		5	20	ps
$V_{pp}$ (AC)	Input Swing <sup>4</sup>													
	Differential	80		1000	80		1000	80		1000	80		1000	mV
	Single Ended	150		2000	150		2000	150		2000	150		2000	mV
$t_r/t_f$	Output Rise/Fall <sup>1,2</sup> (20%-80%)	100		240	100		240	100		240	100		240	ps

1. Q output specified with 50Ω termination to  $V_{CC} - 2V$ .
2. Q<sub>HG</sub>/Q<sub>HG</sub> terminated through 50Ω resistors to  $V_{CC} - 2V$ .
3. Duty cycle skew is the difference between a  $t_{PLH}$  and  $t_{PHL}$  propagation delay through a device.
4. The peak-to-peak input swing is the range for which AC parameters are guaranteed. D and D must remain within the range of ± 750 mV with respect to  $V_{BB}$ . The device has a voltage gain of ≈ 20 to the Q outputs and a voltage gain of ≈ 100 to the Q<sub>HG</sub>/Q<sub>HG</sub> outputs.



**PACKAGE DIAGRAM**  
MLP8  
Green/RoHS compliant/Pb-Free  
MSL=1



Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.