



Integrated Device Technology, Inc.

IDT79R4000 FLEXI-CACHE™ DEVELOPMENT TOOL

PRELIMINARY
IDT7MP6048
IDT7MP6068

FEATURES

- Hardware Development Tool for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU
- Configurable in various cache sizes, number of words per line size, and split vs. unified cache operation
- Move from prototype/development to production with no redesign by using pin-compatible "production grade" IDT79R4000 secondary cache modules
- Four identical 80-lead gold-plated SIMMs (Single In-Line Memory Modules) support each IDT79R4000 CPU
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL-compatible I/Os
- Single 5V ($\pm 10\%$) power supply

DESCRIPTION

The IDT7MP6048/7MP6068 is a Hardware Development Tool used for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU. By changing jumpers on the modules, the designer can easily


change certain characteristics (cache size, number of words per line, and split vs. unified operation) of the secondary cache in the lab. By running benchmarks on the actual system using these various cache configurations, the secondary cache which best optimizes system performance can be determined. This development tool gives you cache performance benchmarks which are superior to benchmarks derived via simulation.

Move from development to production without changing the secondary cache footprint by choosing pin-compatible "production grade" IDT79R4000 secondary cache modules. These high-performance, high-density IDT modules are optimized to meet the customers' exact cache requirements required for volume production of the system (please consult the factory for more details).

The IDT7MP6048 is a 1 MB secondary cache module block (four identical modules builds a complete cache to support each IDT79R4000 CPU) constructed on a multilayer, epoxy laminate substrate (FR-4) using 11 64K x 4 Static RAMs and FBT logic drivers while the IDT7MP6068 is a 4MB secondary cache module block using eleven 256K x 4 Static RAMs and FBT logic drivers. The FBT drivers have BiCMOS I/Os and internal 25Ω series output resistors resulting in the fastest propagation times with minimal overshoots and ringing. Mul-

6

FUNCTIONAL BLOCK DIAGRAM⁽¹⁾



NOTE:

1. The Data and Tag sizes shown on the block diagram are only for the case when the jumpers are in the default positions for the respective modules. These sizes will change according to the jumper connections (see Jumper Connections on page 2).

The IDT logo is a registered trademark and FLEXI-CACHE is a trademark of Integrated Device Technology Inc

COMMERCIAL TEMPERATURE RANGE

©1994 Integrated Device Technology, Inc.

MARCH 1994

DSC-7093/2

triple GND pins and on-board decoupling capacitors provide maximum noise immunity for this performance critical part of the system. All inputs and outputs of the modules are TTL-

compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation of the module.

CACHE CONFIGURATIONS⁽¹⁾

Memory Size	Words per line	Cache Operation
4MB (7MP6068 default)	4 (default)	unified cache (default)
2MB	8	
1MB (7MP6048 default)	16	
512KB	32	
256KB		
128KB		


NOTE:

1. Please refer to the Jumper Connections for instructions on how to implement the Cache Configurations shown above.


2841 tbj 01

JUMPER CONNECTIONS

Cache depth and Split vs. Unified Operation are controlled by Jumpers P1-P6 as follows:



Cache line size is controlled by Jumpers P7-P9 as follows:



2841 drw 02

PIN CONFIGURATION⁽¹⁾

VCC	2	1	GND
I/O1	4	3	I/O0
I/O3	6	5	I/O2
I/O5	8	7	I/O4
GND	10	9	I/O6
I/O8	12	11	I/O7
I/O10	14	13	I/O9
I/O12	16	15	I/O11
I/O14	18	17	I/O13
I/O15	20	19	GND
I/O17	22	21	I/O16
I/O19	24	23	I/O18
I/O21	26	25	I/O20
GND	28	27	I/O22
I/O23	30	29	VCC
I/O25	32	31	I/O24
I/O27	34	33	I/O26
I/O29	36	35	I/O28
I/O30	38	37	GND
I/O32	40	39	I/O31
I/O34	42	41	I/O33
GND	44	43	I/O35
A ₀	46	45	WE
A ₂	48	47	A ₁
A ₄	50	49	A ₃
A ₆	52	51	A ₅
VCC	54	53	GND
OE	56	55	DCS
A ₈	58	57	A ₇
A ₁₀	60	59	A ₉
GND	62	61	A ₁₁
A ₁₃	64	63	A ₁₂
A ₁₅	66	65	A ₁₄
A ₁₇	68	67	A ₁₆
T ₀	70	69	TCS
T ₁	72	71	GND
T ₃	74	73	T ₂
T ₅	76	75	T ₄
T ₇	78	77	T ₆
GND	80	79	VCC

SIMM
TOP VIEW

2841 drw 03

PIN NAMES

I/O0-35	Data Inputs/Outputs
T ₀ -7	Tag Inputs/Outputs
A ₀ -17	Address Inputs
DCS	Data Chip Select
TCS	Tag Chip Select
WE	Write Enable
OE	Output Enable
VCC	Power Supply
GND	Ground

2841 tbl 03

CAPACITANCE

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN(D)}	Input Capacitance (Data)	V _{IN} = 0V	10	pF
C _{IN(A)}	Input Capacitance (A ₁ -15, OE, TCS, DCS)	V _{IN} = 0V	10	pF
C _{IN(B)}	Input Capacitance (A ₀ , WE)	V _{IN} = 0V	100	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

2841tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} = -1.5V for pulse width less than 10ns.

2841tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

2841tbl 02

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating ⁽¹⁾	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $TA = 0^\circ C$ to $+70^\circ C$)


Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL1} $	Input Leakage (except A_0 , \overline{WE})	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND}$ to V_{CC}	—	10	μA
$ I_{IL2} $	Input Leakage (A_0 , \overline{WE})	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND}$ to V_{CC}	—	110	μA
$ I_{LO} $	Output Leakage	$V_{CC} = \text{Max.}$, $\overline{CS} = V_{IH}$, $V_{OUT} = \text{GND}$ to V_{CC}	—	10	μA
I_{CC}	Operating Current	$\overline{CS} = V_{IL}$; $V_{CC} = \text{Max.}$, Outputs Open	—	2200	mA
V_{OH}	Output High Voltage	$V_{CC} = \text{Min.}$, $I_{OH} = -4mA$	2.4	—	V
V_{OL}	Output Low Voltage	$V_{CC} = \text{Min.}$, $I_{OL} = 8mA$	—	0.4	V

2841 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 – 4

2841 tbl 08



2841 drw 04


Figure 1. Output Load



2841 drw 05

Figure 2. Output Load
(for t_{OLZ} and t_{OHZ})

* Including scope and jig.



2841 drw 06

Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load,
Typical Derating

2841 drw 07

AC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$)


Symbol	Parameter	7MP6048/6068SxxM												Unit	
		-12		-15		-17		-20		-25		-30			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
READ CYCLE															
tAA	Address Access Time	—	12	—	15	—	17	—	20	—	25	—	30	ns	
tA0A	Ao Access Time	—	10	—	12	—	14	—	16	—	21	—	26	ns	
TOE	Output Enable to Output Valid	—	12	—	15	—	17	—	20	—	25	—	30	ns	
toHZ ⁽¹⁾	Output Disable to Output in High-Z	—	10	—	12	—	13	—	15	—	17	—	20	ns	
tOLZ ⁽¹⁾	Output Enable to Output in Low-Z	2	—	2	—	2	—	2	—	2	—	2	—	ns	
WRITE CYCLE															
tAW	Address Valid to End of Write	12	—	15	—	17	—	20	—	25	—	30	—	ns	
tA0W	Ao Valid to End of Write	10	—	12	—	14	—	16	—	21	—	26	—	ns	
tWP	Write Pulse Width	7	—	10	—	12	—	15	—	20	—	25	—	ns	
tdw	Data Valid to End of Write	7	—	10	—	12	—	15	—	20	—	25	—	ns	
tdH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns	

NOTE:

- This parameter is guaranteed by design but not tested.

2833 tbl 08

TIMING WAVEFORM OF READ CYCLE⁽¹⁾




6

2841 drw 08

NOTE:


- This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE



2841 drw 09

PACKAGE DIMENSIONS



2841 drw 10

ORDERING INFORMATION

IDT	XXXX	X	XXX	X	X	Process/ Temperature Range	
Device Type		Power	Speed	Package		Blank	Commercial (0°C to +70°C)
					M		FR-4 SIMM (Single In-line Memory Module)
					12 15 17 20 25 30		Speed in Nanoseconds
					S		Standard Power
						7MP6048	1MB IDT79R4000 Secondary Cache Module
						7MP6068	4MB IDT79R4000 Secondary Cache Module

2841 drw 11