



128Kx32 SRAM MODULE



FEATURES

- Access Times of 55 to 120nS
- MIL-STD-883 Compliant Devices Available
- Packaging
 - 66-pin, PGA Type, 1.185 inch square HIP, Hermetic Ceramic Package, Industry Standard Pinout, SMD Number 5962-93187
 - 68 lead, 40mm, Hermetic CQFP

- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XHX - 13 grams typical
 - WS128K32-XG4X - 20 grams typical

2 SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS-128K32N-XHX, SMD5962-93137





PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

SID2001/SID3001

FIG. 2 PIN CONFIGURATION FOR WS-128K32-XG4X



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE	Write Enable
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} +0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

TRUTH TABLE

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

CAPACITANCE
(T_A = +25°C)

Test	Symbol	Conditions	Limits		Unit
			Min	Max	
OE capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz		50	pF
WE 1-4 capacitance	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz		30	pF
CS 1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz		30	pF
D0 - D31 capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz		30	pF
A0 - A16 capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz		50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	-55		-70		-85		-100		-120		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10		10		10		10		10	µA
Output Leakage Current	I _{LO}	CS = V _{IH} , OE = V _{IH} , V _{OUT} = GND to V _{CC}		10		10		10		10		10	µA
Operating Supply Current x 32 Mode	I _{CC} x 32	CS = V _{IL} , OE = V _{IH} , f = 5MHz		350		300		300		220		220	mA
Standby Current	I _{SB}	CS = V _{CC} , OE = V _{IH} , f = 5MHz		35		7		7		5		5	mA
Output Low Voltage	V _{OL}	I _{OL} = 2.1mA, V _{CC} = 4.5		0.4		0.4		0.4		0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -1.0mA, V _{CC} = 4.5	2.4		2.4		2.4		2.4		2.4		V

DATA RETENTION CHARACTERISTICS

(T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	-55			-70			-85			-100			-120			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V _{DR}	CS ≥ V _{CC} - .2V	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		30	3200		30	3000		10	1600		10	1100		10	1100	µA
	I _{CCDR2}	V _{CC} = 2V		20	2100		20	2000		8	1200		8	800		8	800	µA



AC CHARACTERISTICS
(VCC = 5.0V, TA = -55°C To +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle												
Read Cycle Time	t _{RC}	55		70		85		100		120		nS
Address Access Time	t _{AA}		55		70		85		100		120	nS
Output Hold from Address Change	t _{OH}	5		5		15		15		15		nS
Chip Select Access	t _{ACS}		55		70		85		100		120	nS
Output Enable to Output Valid	t _{OE}		30		35		40		45		50	nS
Chip Select to Output in Low Z	t _{CLZ} ¹	5		5		5		5		5		nS
Output Enable to Output in Low Z	t _{OLZ} ¹	5		5		5		5		5		nS
Chip Deselect to Output in High Z	t _{CHZ} ¹		25		30		35		40		50	nS
Output Disable to Output in High Z	t _{OHZ} ¹		25		30		35		40		50	nS


1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(VCC = 5.0V, TA = -55°C To +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle												
Write Cycle Time	t _{WC}	55		70		85		100		120		nS
Chip Select to End of Write	t _{CW}	45		65		80		90		110		nS
Address Valid to End of Write	t _{AW}	45		65		80		90		110		nS
Data Valid to End of Write	t _{DW}	25		30		35		40		55		nS
Write Pulse Width	t _{WP}	40		45		50		55		65		nS
Address Setup Time	t _{AS}	0		5		5		5		5		nS
Address Hold Time	t _{AH}	0		0		0		0		0		nS
Output Active from End of Write	t _{OW} ¹	5		10		10		10		10		nS
Write Enable to Output in High Z	t _{WHZ} ¹		20		30		35		40		50	nS
Data Hold from Write Time	t _{DH}	0		0		0		0		0		nS

1. This parameter is guaranteed by design but not tested.

FIG. 3
AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.



FIG. 4
TIMING WAVEFORM - READ CYCLE




FIG. 5
WRITE CYCLE - \overline{WE} CONTROLLED
(OE IS INACTIVE - HIGH)





FIG. 6
WRITE CYCLE - \overline{CS} CONTROLLED



NOTE: Output enable (\overline{OE}) is inactive (HIGH).



FIG. 7
PACKAGE DIMENSIONS
(16A06)





FIG. 8
PACKAGE DIMENSIONS
(14A15)





ORDERING INFORMATION

W S 128K 32 X - XXX X X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to 85°C
- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- H = Ceramic hex-in-line package
- HS = Ceramic hex-in-line package, no shoulders
- G4 = 40 mm Ceramic Quad Flat Pack

ACCESS TIME IN nS

IMPROVEMENT MARK:

- N = No Connect at pin 8, 21, 28 and 39
- Blank = GND at 8, 21, 28 and 39

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS

Device Type	Speed	Package	SMD Number
128K x 32 SRAM	120nS	66 pin HIP	5962 93187-01HXX
128K x 32 SRAM	100nS	66 pin HIP	5962 93187-02HXX
128K x 32 SRAM	85nS	66 pin HIP	5962 93187-03HXX
128K x 32 SRAM	70nS	66 pin HIP	5962 93187-04HXX
128K x 32 SRAM	55nS	66 pin HIP	5962 93187-05HXX



128Kx32 SRAM MODULE



FEATURES

- Access Times of 25 to 45nS
- MIL-STD-883 Compliant Devices Available
- Rad Tolerant Devices Available
- Packaging
 - 66-pin, PGA Type, 1.185 inch square HIP, Hermetic Ceramic Package. Industry Standard Pinout, SMD Number 5962-93187
 - 68 lead, 40mm, Hermetic CQFP

- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XHX - 13 grams typical
 - WS128K32-XG4X - 20 grams typical

2 SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS128K32N-XHX, SMD5962-93187





PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
WE ₁₋₄	Write Enable
CS ₁₋₄	Chip Selects
OE	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

SID3001/SID3301

FIG. 2 PIN CONFIGURATION FOR WS128K32-XG4X



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
WE	Write Enable
CS ₁₋₄	Chip Selects
OE	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} +0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

\overline{CS}	\overline{OE}	\overline{WE}	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Read	High Z	Active
L	X	L	Write	Data In	Active

2 SRAM MODULES

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

CAPACITANCE
(@ T_A = +25°C)

Test	Symbol	Conditions	Limits		Unit
			Min	Max	
\overline{OE} capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz		50	pF
\overline{WE} 1-4 capacitance	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz		30	pF
\overline{CS} 1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz		30	pF
D0 - D31 capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz		30	pF
A0 - A16 capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz		50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Sym	Conditions	-25		-35		-45		Units
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10		10		10	µA
Output Leakage Current	I _{LO}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , V _{OUT} = GND to V _{CC}		10		10		10	µA
Operating Supply Current x 32 Mode	I _{CC} x 32	\overline{CS} = V _{IL} , \overline{OE} = V _{IH} , f = 5MHz, V _{CC} = 5.5		500		500		400	mA
Standby Current	I _{SB}	\overline{CS} = V _{CC} , \overline{OE} = V _{IH} , f = 5MHz, V _{CC} = 5.5		60		60		60	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4		0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = 4.5	2.4		2.4		2.4		V

DATA RETENTION CHARACTERISTICS

(T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	-25			-35			-45			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V _{DR}	$\overline{CS} \geq V_{CC} - .2V$	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		0.5	8.0		0.5	8.0		0.5	8.0	mA
	I _{CCDR2}	V _{CC} = 2V		0.25	4.0		0.25	4.0		0.25	4.0	mA



AC CHARACTERISTICS
(Vcc = 5.0V, TA = -55°C to +125°C)

Table with 9 columns: Parameter, Symbol, -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), Units. Rows include Read Cycle Time, Address Access Time, Output Hold from Address Change, Chip Select Access Time, Output Enable to Output Valid, Chip Select to Output in Low Z, Output Enable to Output in Low Z, Chip Disable to Output in High Z, Output Disable to Output in High Z.


1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(Vcc = 5.0V, TA = -55°C to +125°C)

Table with 9 columns: Parameter, Symbol, -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), Units. Rows include Write Cycle Time, Chip Select to End of Write, Address Valid to End of Write, Data Valid to End of Write, Write Pulse Width, Address Setup Time, Address Hold Time, Output Active from End of Write, Write Enable to Output in High Z, Data Hold from Write Time.

1. This parameter is guaranteed by design but not tested.

FIG. 3
AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels (V_IL = 0, V_IH = 3.0 V), Input Rise and Fall (5 nS), Input and Output Reference Level (1.5 V), Output Timing Reference Level (1.5 V).

NOTES:

V_Z is programmable from -2V to +7V.
I_OL & I_OH programmable from 0 to 16mA.
Tester Impedance Z_0 = 75 Ohm.
V_Z is typically the midpoint of V_OH and V_OL.
I_OL & I_OH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



FIG. 4
TIMING WAVEFORM - READ CYCLE




FIG. 5
WRITE CYCLE - \overline{WE} CONTROLLED
(OE IS INACTIVE - HIGH)





FIG. 6
WRITE CYCLE - \overline{CS} CONTROLLED



NOTE: Output enable (\overline{OE}) is inactive (HIGH).



FIG. 7
PACKAGE DIMENSIONS
(16A06)





FIG. 8
PACKAGE DIMENSIONS
(14A15)





ORDERING INFORMATION

W S 128K 32 X - XXX X X X

SPECIAL PROCESSING:

E = Epitaxial Layer

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H = Ceramic hex-in-line package

HS = Ceramic hex-in-line package, no shoulders

G4 = 40 mm Ceramic Quad Flat Pack

ACCESS TIME in nS

IMPROVEMENT MARK:

N = No Connect at pin 8, 21, 28 and 39

Blank = GND at 8, 21, 28 and 39

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS

Device Type	Speed	Package	SMD Number
128K x 32 SRAM	45nS	66 pin HIP	5962 93187-06HXX
128K x 32 SRAM	35nS	66 pin HIP	5962 93187-07HXX
128K x 32 SRAM	25nS	66 pin HIP	5962 93187-08HXX