



**Features**

- Organization: 65,536 words × 8 bits
- Single 3.3 ±0.3V power supply
- High speed
  - 20/25 ns address access time
  - 5/6 ns output enable access time
- Very low power consumption
  - Active: 216 mW max, 20 ns cycle
  - Standby: 9.0 mW max, CMOS I/O
- 2.0V data retention
- Equal access and cycle times
- Easy memory expansion with  $\overline{CE1}$ , CE2 and  $\overline{OE}$  inputs
- TTL-compatible, three-state I/O
- Ideal for cache and portable computing
  - 75% power reduction during CPU idle mode
- 32-pin JEDEC standard packages
  - 300 mil PDIP and SOJ
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

**Logic block diagram**



**Pin arrangement**



**Selection guide**

	7C3512-20	7C3512-25	Unit
Maximum address access time	20	25	ns
Maximum output enable access time	5	6	ns
Maximum operating current	60	55	mA
Maximum CMOS standby current	2.5	2.5	mA



## Functional description

The AS7C3512 is a 3.3V high performance CMOS 524,288-bit Static Random Access Memory (SRAM) organized as 65,536 words  $\times$  8 bits. It is designed for memory applications requiring fast data access at low voltage, including Pentium™, PowerPC™, and portable computing. Alliance's advanced circuit design and process techniques permit 3.3V operation without sacrificing performance or operating margins.

The device enters standby mode when  $\overline{CE1}$  is High or CE2 is Low. CMOS standby mode consumes  $\leq 9.0$  mW. Normal operation offers 75% power reduction after initial access, resulting in significant power savings during CPU idle, suspend, and stretch mode. The AS7C3512 offers 2.0V data retention.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 20/25 ns with output enable access times ( $t_{OE}$ ) of 5/6 ns are ideal for high performance applications. The active high and low chip enables ( $\overline{CE1}$ , CE2) permit easy memory expansion with multiple-bank memory systems.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and both chip enables ( $\overline{CE1}$ , CE2). Data on the input pins I/O0-I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or the active-to-inactive edge of  $\overline{CE1}$  or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and both chip enables ( $\overline{CE1}$ , CE2), with write enable ( $\overline{WE}$ ) High. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and 5V tolerant. Operation is from a single  $3.3 \pm 0.3$ V supply. The AS7C3512 is packaged in all high volume industry standard packages.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	$V_{CC}$	-0.5	+4.6	V
Input voltage relative to GND	$V_{IN}$	-0.5	+6.0	V
Power dissipation	$P_D$	-	1.0	W
Storage temperature (plastic)	$T_{stg}$	-55	+150	°C
Temperature under bias	$T_{bias}$	-10	+85	°C
DC output current	$I_{out}$	-	20	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

$\overline{CE1}$	CE2	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
X	L	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
L	H	H	H	High Z	Output disable
L	H	H	L	$D_{out}$	Read
L	H	L	X	$D_{in}$	Write

Key: X = Don't Care, L = LOW, H = HIGH



### Recommended operating conditions

(T<sub>a</sub> = 0°C to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
	GND	0.0	0.0	0.0	V
Input voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> + 0.5	V
	V <sub>IL</sub>	-0.5 <sup>†</sup>	-	0.8	V

<sup>†</sup>V<sub>IL</sub> min = -2.0V for pulse width less than t<sub>RC</sub>/2.

### DC operating characteristics <sup>1</sup>

(V<sub>CC</sub> = 3.3±0.3V, GND = 0V, T<sub>a</sub> = 0°C to +70°C)

Parameter	Symbol	Test conditions	-20		-25		Unit
			Min	Max	Min	Max	
Input leakage current	I <sub>LI</sub>	V <sub>CC</sub> = Max, V <sub>in</sub> = GND to V <sub>CC</sub>	-	1	-	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub> , V <sub>CC</sub> = Max, V <sub>out</sub> = GND to V <sub>CC</sub>	-	1	-	1	μA
Operating power supply current	I <sub>CC</sub>	$\overline{CE1} = V_{IL}$ , CE2 = V <sub>IH</sub> , f = f <sub>max</sub> , I <sub>out</sub> = 0 mA	-	60	-	55	mA
Standby power supply current	I <sub>SB</sub>	$\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub> , f = f <sub>max</sub>	-	20	-	20	mA
	I <sub>SB1</sub>	$\overline{CE1} \geq V_{CC} - 0.2V$ or CE2 ≤ 0.2V, V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V, f = 0	-	2.5	-	2.5	mA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = Min	-	0.4	-	0.4	V
	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = Min	2.4	-	2.4	-	V




### Capacitance <sup>2</sup>

(f = 1 MHz, T<sub>a</sub> = Room temperature, V<sub>CC</sub> = 3.3V)

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, $\overline{CE1}$ , CE2, $\overline{WE}$ , $\overline{OE}$	V <sub>in</sub> = 0V	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	V <sub>in</sub> = V <sub>out</sub> = 0V	7	pF



Key to switching waveforms

 Rising input     
  Falling input     
  Undefined output/don't care

SRAM


Read cycle 3,9,12

( $V_{CC} = 3.3 \pm 0.3V$ , GND = 0V,  $T_a = 0^\circ C$  to  $+70^\circ C$ )

Parameter	Symbol	-20		-25		Unit	Notes
		Min	Max	Min	Max		
Read cycle time	$t_{RC}$	20	–	25	–	ns	
Address access time	$t_{AA}$	–	20	–	25	ns	3
Chip enable ( $\overline{CE1}$ ) access time	$t_{ACE1}$	–	20	–	25	ns	3, 12
Chip enable (CE2) access time	$t_{ACE2}$	–	20	–	25	ns	3, 12
Output enable ( $\overline{OE}$ ) access time	$t_{OE}$	–	5	–	6	ns	
Output hold from address change	$t_{OH}$	3	–	3	–	ns	5
Chip enable ( $\overline{CE1}$ ) to output in Low Z	$t_{CLZ1}$	3	–	3	–	ns	4, 5, 12
Chip enable (CE2) to output in Low Z	$t_{CLZ2}$	3	–	3	–	ns	4, 5, 12
Chip disable ( $\overline{CE1}$ ) to output in High Z	$t_{CHZ1}$	–	5	–	6	ns	4, 5, 12
Chip disable (CE2) to output in High Z	$t_{CHZ2}$	–	5	–	6	ns	4, 5, 12
Output enable to output in Low Z	$t_{OLZ}$	0	–	0	–	ns	4, 5
Output disable to output in High Z	$t_{OHZ}$	–	5	–	6	ns	4, 5
Chip enable to power up time	$t_{PU}$	0	–	0	–	ns	4, 5, 12
Chip disable to power down time	$t_{PD}$	–	20	–	25	ns	4, 5, 12


Read waveform 1 3,6,7,9,12

Address controlled





Read waveform 2 3,6,8,9,12

$\overline{CE1}$  and CE2 controlled



Write cycle <sup>11,12</sup>
 $(V_{CC} = 3.3 \pm 0.3V, GND = 0V, T_a = 0^\circ C \text{ to } +70^\circ C)$ 

Parameter	Symbol	-20		-25		Unit	Notes
		Min	Max	Min	Max		
Write cycle time	$t_{WC}$	20	–	25	–	ns	
Chip enable ( $\overline{CE1}$ ) to write end	$t_{CW1}$	12	–	15	–	ns	12
Chip enable (CE2) to write end	$t_{CW2}$	12	–	15	–	ns	12
Address setup to write end	$t_{AW}$	12	–	15	–	ns	
Address setup time	$t_{AS}$	0	–	0	–	ns	12
Write pulse width	$t_{WP}$	12	–	15	–	ns	
Address hold from end of write	$t_{AH}$	0	–	0	–	ns	
Data valid to write end	$t_{DW}$	10	–	12	–	ns	
Data hold time	$t_{DH}$	0	–	0	–	ns	4, 5
Write enable to output in High Z	$t_{WZ}$	–	5	–	5	ns	4, 5
Output active from write end	$t_{OW}$	3	–	3	–	ns	4, 5


Write waveform 1 <sup>10,11,12</sup> $\overline{WE}$  controlledWrite waveform 2 <sup>10,11,12</sup> $\overline{CE1}$  and CE2 controlled



## Data retention characteristics

Parameter	Symbol	Test conditions	Min	Max	Unit
$V_{CC}$ for data retention	$V_{DR}$	$V_{CC} = 2.0V$	2.0	–	V
Data retention current	$I_{CCDR}$	$\overline{CE1} \geq V_{CC} - 0.2V$ or $CE2 \leq 0.2V$	–	1200	$\mu A$
Chip deselect to data retention time	$t_{CDR}$	$CE2 \leq 0.2V$	0	–	ns
Operation recovery time	$t_R$	$V_{in} \geq V_{CC} - 0.2V$ or $V_{in} \leq 0.2V$	$t_{RC}$	–	ns
Input leakage current	$ I_{LI} $	$V_{in} \leq 0.2V$	–	1	$\mu A$

## Data retention waveform



## AC test conditions

- Output load: see Figure B, except for  $t_{CLZ}$  and  $t_{CHZ}$  see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform





Figure B: Output load

Thevenin equivalent:

Figure C: Output load for  $t_{CLZ}$ ,  $t_{CHZ}$ 

\*including scope and jig capacitance










## Notes

- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CE1}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $CL = 5pF$  as in Figure C. Transition is measured  $\pm 500mV$  from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6  $\overline{WE}$  is HIGH for read cycle.
- 7  $\overline{CE1}$  and  $\overline{OE}$  are LOW and  $CE2$  is HIGH for read cycle.
- 8 Address valid prior to or coincident with  $\overline{CE1}$  transition LOW and  $CE2$  transition HIGH.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10  $\overline{CE1}$  or  $\overline{WE}$  must be HIGH or  $CE2$  LOW during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12  $\overline{CE1}$  and  $CE2$  have identical timing.



Typical DC and AC characteristics

SRAM



# AS7C3512



## AS7C3512 ordering information

Package \ Access time	20 ns	25 ns
Plastic DIP, 300 mil	AS7C3512-20PC	AS7C3512-25PC
Plastic SOJ, 300 mil	AS7C3512-20JC	AS7C3512-25JC

## AS7C3512 part numbering system

AS7C	3	512	-XX	X	C
SRAM prefix	3 = 3.3V supply	Device number	Access time	Package: P = PDIP 300 mil J = SOJ 300 mil	Commercial temperature range, 0°C to 70 °C

SRAM