# $>$ ANALOG Guad +15V 256-Position Digital Potentiometer DEVICES 

## FEATURES

4-Channel 256-Position
End-to-End Resistance 20k, 50k, 200k $\Omega$
Pin Selectable SPI or $I^{2} \mathrm{C}$ Compatible Interface
Two Package Address Decode Pins AD0 and AD1
Low Temperature Coefficient $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Wide Operating Temperature Range -40 to $125^{\circ} \mathrm{C}$
+5 to +15 V Single-Supply; $\pm 7.5 \mathrm{~V}$ Dual-Supply Operation

## APPLICATIONS

Mechanical Potentiometer Replacement Optical Network Adjustment
Instrumentation: Gain, Offset Adjustment
Stereo Channel Audio Level Control
Automotive Electronics Adjustment
Programmable Voltage to Current Conversion
Programmable Filters, Delays, Time Constants
Line Impedance Matching
Low Resolution DAC Replacement
Motor Control

## GENERAL DESCRIPTION

The AD5263 is the industries first quad channel, 256 position, digital potentiometer ${ }^{1}$ with a selectable digital interface. These devices perform the same electronic adjustment function as mechanical potentiometers or variable resistors with enhanced resolution, solid-state reliability, and superior low temperature coefficient performance. Each channel of the AD5263 contains a fixed resistor with a wiper contact that taps the fixed resistor value at a point determined by a digital code loaded into the 3 -wire SPI or 2 -wire $I^{2} \mathrm{C}$ compatible serialinput register. The resistance between the wiper and either end point of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC latch. The variable resistor offers a completely programmable value of resistance, between the $A$ terminal and the wiper or the $B$ terminal and the wiper. The fixed A to B terminal resistance of $20 \mathrm{k}, 50 \mathrm{k}$ or $200 \mathrm{k} \Omega$ has a nominal temperature coefficient of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Unlike the majority of the digital potentiometers in the market, these devices can operate up to +15 V or $\pm 7.5 \mathrm{~V}$.

The AD5263 is available in narrow body TSSOP-24. All parts are guaranteed to operate over the automotive temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## NOTE

1. The terms digital potentiometer, VR, and RDAC are used interchangeably.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.

ELECTRICAL CHARACTERISTICS 20k, 50k, 200k $\Omega$ VERSION $\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}\right.$,
$\mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ unless otherwise noted.)


ELECTRICAL CHARACTERISTICS 20k, 50k, 200k $\Omega$ VERSION $\left(\mathrm{V}_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}\right.$,
$V_{A}=+V_{D D}, V_{B}=0 V,-40^{\circ} \mathrm{C}<T_{A}<+125^{\circ} \mathrm{C}$ unless otherwise noted.)

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Conditions \& Min \& Typ \({ }^{1}\) \& Max \& Units \\
\hline \multicolumn{3}{|l|}{SPI INTERFACE TIMING CHARACTERISTICS applies to all parts (Notes 6,10)} \& \& \& \& \\
\hline Clcok Frequency Input Clock Pulse Width Data Setup Time Data Hold Time \(\overline{\mathrm{CS}}\) Setup Time \(\overline{\mathrm{CS}}\) High Pulse Width CLK Fall to \(\overline{C S}\) Fall Hold Time CLK Fall to \(\overline{\mathrm{CS}}\) Rise Hold Time \(\overline{\mathrm{CS}}\) Rise to Clock Rise Setup Reset Pulsewidth \& fCLK \(\mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\mathrm{CL}}\) \(t_{D S}\) \(t_{D H}\) \(t_{\text {css }}\) \(\mathrm{t}_{\mathrm{CSW}}\) \(\mathrm{t}_{\mathrm{CSHO}}\) \(\mathrm{t}_{\mathrm{CSH}} 1\) \(\mathrm{t}_{\mathrm{CS} 1}\) trs \& Clock level high or low \& \[
\begin{gathered}
20 \\
10 \\
10 \\
15 \\
20 \\
0 \\
0 \\
10 \\
5
\end{gathered}
\] \& \& 25 \& MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns \\
\hline \multicolumn{3}{|l|}{\({ }^{1} \mathrm{C}\) INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 6,12)} \& \& \& \& \\
\hline SCL Clock Frequency \(t_{\text {BUF }}\) Bus free time between STOP \& START \(t_{\text {HD }}\) STA Hold Time (repeated START) tow Low Period of SCL Clock \(t_{\text {HIGH }}\) High Period of SCL Clock \(\mathrm{t}_{\text {SU;STA }}\) Setup Time For START Condition \(t_{\text {HD;DAT }}\) Data Hold Time \(t_{\text {SU;DAT }}\) Data Setup Time \(t_{F}\) Fall Time of both SDA \& SCL signals \(t_{R}\) Rise Time of both SDA \& SCL signals \(\mathrm{t}_{\text {SU; }}\) STO Setup time for STOP Condition \& \begin{tabular}{l}
\(\mathrm{f}_{\mathrm{SCL}}\) \\
t1 \\
t2 \\
t3 \\
t4 \\
t5 \\
t6 \\
t7 \\
t8 \\
t9 \\
t10
\end{tabular} \& After this period the first clock pulse is generated \& \[
\begin{aligned}
\& 1.3 \\
\& 0.6 \\
\& 1.3 \\
\& 0.6 \\
\& 0.6 \\
\& 100
\end{aligned}
\] \& \& 400

50
0.9
300
300 \& KHz
$\mu \mathrm{s}$
$\mu \mathrm{s}$
$\mu \mathrm{s}$
$\mu \mathrm{s}$
$\mu \mathrm{s}$
$\mu \mathrm{s}$
ns
ns
ns
$\mu \mathrm{s}$ <br>
\hline
\end{tabular}

## NOTES:

1. Typicals represent average readings at $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. $I_{W}=V_{D D} / R$ for both $V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$.
$V_{A B}=V_{D D}$, Wiper $\left(V_{W}\right)=$ No connect
3. $\quad \operatorname{INL}$ and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. $V A=V_{D D}$ and $V_{B}=0 V$. DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions.
4. Resistor terminals $A, B, W$ have no limitations on polarity with respect to each other.
5. Guaranteed by design and not subject to production test.
6. Measured at the Ax terminals. All Ax terminals are open circuited in shutdown mode.
7. Worst case supply current consumed when input all logic-input levels set at 2.4 V , standard characteristic of CMOS logic.
8. PDISS is calculated from ( $I_{D D} \times V_{D D}$ ). CMOS logic level inputs result in minimum power dissipation.
9. All dynamic characteristics use $V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{L}=+5 \mathrm{~V}$.
10. Measured at a $\mathrm{V}_{\mathrm{W}}$ pin where an adjacent $\mathrm{V}_{\mathrm{W}}$ pin is making a full-scale voltage change.
11. See timing diagram for location of measured values. All input control voltages are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2 \mathrm{~ns}(10 \%$ to $90 \%$ of $+3 \mathrm{~V})$ and timed from a voltage level of 1.5 V . Switching characteristics are measured using $\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}$.
12. Propagation delay depends on value of $V_{D D}, R_{L}$, and $C_{L}$.
13. The AD5263 contains 5,184 transistors. Die Size: 108 mil $\times 198$ mil, 21,384 sq. mil.

## Preliminary Technical Data

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}\left(\mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted) |
| :---: |
| $V_{\text {DD }}$ to GND...........................................-0.3, +16.5V |
| $\mathrm{V}_{\text {SS }}$ to GND................................................ $0 \mathrm{~V},-7.5 \mathrm{~V}$ |
|  |
| $V_{L}$ to GND ..............................................-0.3, +6.5V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND..................................... $\mathrm{V}_{\mathrm{S}}$ |
| $A_{X}-B_{X}, A_{X}-W_{X}, B_{X}-W_{X}$ |
|  |
| Continuous......................................... $\pm 5 \mathrm{~mA}$ |
| Digital Inputs \& Output Voltage to GND ............ OV, +7V |
| Operating Temperature Range .............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {J M X }}$ ) .......... $+150^{\circ} \mathrm{C}$ |
| Storage Temperature ......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ).............. $+300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec)........................... $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) ................................. $220{ }^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{3}$ |
| SOP-2 |

## NOTES

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance
3. Package Power Dissipation $\left(\mathrm{T}_{\mathrm{Jmax}}-T_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5263 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## Preliminary Technical Data

## AD5263 PIN CONFIGURATION



TABLE VII: AD5263 PIN Descriptions

| Pin | Name | Description |
| :--- | :--- | :--- |
| 1 | B1 | Resistor terminal B1 |
| 2 | A1 | Resistor terminal A1 (ADDR=00) |
| 3 | W1 | Wiper terminal W1 |
| 4 | B3 | Resistor terminal B3 |
| 5 | A3 | Resistor terminal A3 |
| 6 | W3 | Wiper terminal W3 (ADDR=10) |
| 7 | V $_{\text {DD }}$ | Positive power supply, specified for |
|  |  | +5 V to +15V operation |

8

## Preliminary Technical Data

## SPI Compatible Digital Interface (DIS='0')

Table I. AD5263 Serial-Data Word Format

| ADDR |  | DATA |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|  |  | MSB |  |  |  |  |  |  | LSB |
| $2^{9}$ |  | $2^{7}$ |  |  |  |  |  |  | $2^{0}$ |



Figure 1a. $A D 5263$ Timing Diagram $\left(V_{A}=5 V, V_{B}=0 V, V_{W}=V_{\text {OUT }}\right)$


Figure 1b. Detailed Timing Diagram $\left(V_{A}=5 V, V_{B}=0 V, V_{W}=V_{\text {OUT }}\right)$

## $I^{2}$ C Compatible Digital Interface (DIS='1')

Table IIA. Write Mode


Table IIB. $I^{2} \mathrm{C}$ Read Mode Data Word Format

| S | 0 | 1 | 0 | 1 | 1 | 0 | A D 0 | R | A | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 0 \end{aligned}$ | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave Address Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |

S = Start Condition
P = Stop Condition
A = Acknowledge
AD1, AD0 = Package pin programmable address bits, Must match with the logic states at pins AD1, AD0
A1, A0 = RDAC sub address select
RS = Software Reset wiper (A1, A0) to mid scale position

SD = Shutdown active high, ties wiper (A1, A0) to terminal A, opens terminal B, RDAC register contents are not disturbed. To exit shutdown a command $\mathrm{SD}=$ ' 0 ' must be executed for each RDAC (A1, A0).
$\bar{W}=$ Write $=$ ' 0 '
$\mathbf{R}=\operatorname{Read}=$ ' 1 '
D7,D6,D5,D4,D3,D2,D1,D0 = Data Bits
X $=$ Don't Care


Figure 2. Detailed Timing Diagram


Figure 3a. Writing to the RDAC Register


Figure 3b. Reading Data from a Previously Selected RDAC Register in Write Mode

## OPERATION

The AD5263 is a quad channel, 256-position digitallycontrolled variable resistor (VR) device.

To program the VR settings, refer to the Digital Interface section. Both parts have an internal power ON preset that places the wiper at mid-scale during power on, which simplifies the fault condition recovery at power up. In addition, the shutdown $\overline{\text { SHDN }}$ pin of AD5263 places the RDAC in an almost zero power consumption state where terminal $A$ is open circuited and the wiper $W$ is connected to terminal $B$, resulting in only leakage current consumption in the VR structure. During shutdown, the VR latch settings are maintained or new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting will be applied to the RDAC.


Figure 4. AD5263 Equivalent RDAC Circuit

## PROGRAMMING THE VARIABLE RESISTOR

 Rheostat OperationThe nominal resistance of the RDAC between terminals $A$ and $B$ is available in $20 \mathrm{k}, 50 \mathrm{k}$, and $200 \mathrm{k} \Omega$. The final two or three digits of the part number determine the nominal resistance value, e.g. $20 \mathrm{k} \Omega=20 ; 50 \mathrm{k} \Omega=50 ; 200 \mathrm{k} \Omega=$ 200. The nominal resistance ( $\mathrm{R}_{\mathrm{AB}}$ ) of the VR has 256 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a $20 \mathrm{k} \Omega$ part is used, the wiper's first connection starts at the $B$ terminal for data 00 H . Since there is a $60 \Omega$ wiper contact resistance, such connection yields a minimum of $60 \Omega$ resistance between terminals $W$ and $B$. The second connectionis the first tap point corresponds to $138 \Omega\left(R_{W B}=R_{A B} / 256+R_{W}=78 \Omega+60 \Omega\right)$ for data 01 H . The third connection is the next tap point representing $216 \Omega(78 \Omega \times 2+60 \Omega)$ for data 02 H and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $19982 \Omega\left[\mathrm{R}_{\mathrm{AB}}-\right.$ $1 \mathrm{LSB}+\mathrm{R}_{\mathrm{w}}$ ]. Figure 4 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed; therefore, there is 1 LSB less of the
nominal resistance at full scale in addition to the wiper resistance.

The general equation determining the digitally programmed output resistance between $W$ and $B$ is:

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \cdot R_{A B}+R_{W} \tag{1}
\end{equation*}
$$

where:
D is the decimal equivalent of the binary code loaded in the 8-bit RDAC register
$R_{A B}$ is the end-to-end resistance
$R_{W}$ is the wiper resistance contributed by the onresistance of the internal switch

In summary, if $R_{A B}=20 \mathrm{k} \Omega$ and the A-terminal is open circuited, the following output resistance $R_{\text {wB }}$ will be set for the following RDAC latch codes.

Table III. Codes and Corresponding Resistances

| D <br> (DEC) | RWB <br> $(\Omega)$ | Output State |
| :--- | :--- | :--- |
|  |  |  |
| 255 | 19982 | Full-Scale ( $\left.\mathrm{R}_{\mathrm{AB}}-1 \mathrm{LSB}+\mathrm{R}_{\mathrm{W}}\right)$ |
| 128 | 10060 | Mid-Scale |
| 1 | 138 | 1 LSB |
| 0 | 60 | Zero-Scale (Wiper contact resistance) |

Note that in the zero-scale condition a finite wiper resistance of $60 \Omega$ is present. Care should be taken to limit the current flow between $W$ and $B$ in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper $W$ and terminal $A$ also produces a digitally controlled complementary resistance RWA. When these terminals are used, the B-terminal can be opened. Setting the resistance value for RWA starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is:
$R_{W A}(D)=\frac{256-D}{256} \cdot R_{A B}+R_{W}$
For $R_{A B}=20 k \Omega$ and $B$-terminal open circuited, the following output resistance $R_{w A}$ will be set for the following RDAC latch codes (see Table IV).

Table IV. Codes and Corresponding Resistances

| D <br> (DEC) $)$ | $R_{\text {WA }}$ <br> $(\Omega)$ | Output State |
| :--- | :--- | :--- |
|  |  |  |
| 255 | 138 | Full-Scale |
| 128 | 10060 | Mid-Scale |
| 1 | 19982 | 1 LSB |
| 0 | 20060 | Zero-Scale |

The typical distribution of the end-to-end resistance $\mathrm{R}_{\mathrm{AB}}$ from channel-to-channel matches within $\pm 1 \%$. Device to device matching is process lot dependent and is possible to have $\pm 30 \%$ variation. Since the resistance element is processed in thin film technology, the change in $R_{A B}$ with temperature has a very low $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A to be proportional to the input voltage at A-to-B. Unlike the polarity of $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$, which must be positive, voltage across $A-B, W-A$, and $W-B$ can be at either polarity provided that $\mathrm{V}_{\mathrm{ss}}$ is powered by a negative supply.

If ignoring the effect of the wiper resistance for approximation, connecting A -terminal to 5 V and $\mathrm{B}-$ terminal to ground produces an output voltage at the wiper-to-B starting at zero volts up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across terminal $A B$ divided by the 256 positions of the potentiometer divider. Since the AD5263 can be supplied by dual supplies, the general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to terminals $A$ and $B$ is:

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \tag{3}
\end{equation*}
$$

For a more accurate calculation, which includes the effect of wiper resistance, $\mathrm{V}_{\mathrm{w}}$ can be found as:
$V_{W}(D)=\frac{R_{W B}(D)}{256} V_{A}+\frac{R_{W A}(D)}{256} V_{B}$
Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors $R_{w A}$ and $R_{w B}$ and not the absolute values, therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## PIN SELECTABLE DIGITAL INTERFACE

The AD5263 provides the flexibility of a selectable interface. When the DIS(Digital Interface Select) pin is tied low, the SPI mode is engaged. When the DIS pin is tied high, the $\mathrm{I}^{2} \mathrm{C}$ mode is engaged.

## SPI COMPATIBLE 3-WIRE SERIAL BUS(DIS = '0'):

The AD5263 contains a three-wire SPI compatible digital interface (SDI, $\overline{C S}$, and CLK). The 10 -bit serial word must be loaded with address bits A1 and A0 followed by the data byte MSB first. The format of the word is shown in Table I.

Table V. AD5263 Address Decode Table

| A1 | A0 | Latch Loaded |
| :--- | :--- | :--- |
|  |  |  |
| 0 | 0 | RDAC \#1 |
| 0 | 1 | RDAC \#2 |
| 1 | 0 | RDAC \#3 |
| 1 | 1 | RDAC \#4 |

The positive-edge sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation they should be debounced by a flip-flop or other suitable means. When $\overline{\mathrm{CS}}$ is low, the clock loads data into the serial register on each positive clock edge (see Figure 1a).

Table VI: Input Logic Control Truth Table

| CLK $\overline{\mathrm{CS}}$ | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{SHDN}}$ | Register Activity |
| :--- | :--- | :--- | :--- |


| L | L | H | H | No SR effect, enables SDO pin <br> P L |
| :--- | :--- | :--- | :--- | :--- |
| H | H | Shift One bit in from the SDI pin. <br> Previous ten bits are shifted out of <br> the SDO pin. |  |  |
| X | P | H | H | Load SR data into RDAC latch <br> based on address decoder (Table |
| X | H | H | H | V). |
| No Operation |  |  |  |  |

NOTE: $\mathrm{P}=$ positive edge, $\mathrm{X}=$ don't care, $\mathrm{SR}=$ shift register
The data setup and data hold times in the specification table determine the valid timing requirements. The AD5263 uses a 10-bit serial input data register word that is transferred to the internal RDAC register when the $\overline{\mathrm{CS}}$ line returns to logic high. Any extra bits are ignored. Also, as $\overline{\mathrm{CS}}$ goes high, it activates the address decoder and updates the corresponding channel

During shutdown( $\overline{\mathrm{SHDN}})$, the SDO output pin is forced to logic high in order to avoid power dissipation in the external pull up resistor. For equivalent SDO output circuit schematic (see Figure 5).


Figure 5. Detailed SDO output schematic of the AD5263

## Daisy-Chain Operation

The serial data output (SDO) pin contains an open drain nchannel FET. This output requires a pull-up resistor in order to transfer data to the next package's SDI pin. This allows for daisy chaining several RDACs from a single processor serial data line. The pull-up resistor termination voltage can be larger than the VDD supply voltage. It is recommended to increase the clock period when using a pull-up resistor to the SDI pin of the following device because capacitive loading at the daisy-chain node SDOSDI between devices may induce time delay to subsequent devices. Users should be aware of this potential problem to achieve data transfer successfully (see Figure 6). If two AD5263s are daisy-chained, a total of 20 bits of data is required. The first 10 bits, complying with the format shown in Table I, go to U2 and the second 10 bits with the same format go to U1. $\overline{\mathrm{CS}}$ should be kept low until all 20 bits are clocked into their respective serial registers. After this, the $\overline{\mathrm{CS}}$ is pulled high to complete the operation and load the RDAC latch.


Figure 6. Daisy-Chain Configuration

## $I^{2} C$ COMPATIBLE 2-WIRE SERIAL BUS(DIS = ' 1 '):

The AD5263 is controlled via an $I^{2} C$ compatible serial bus. The RDACs are connected to this bus as slave devices.

Referring to Figures 2 and 3, the first byte of AD5263 is a Slave Address Byte. It has a 7-bit slave address and a $R / \bar{W}$ bit. The 5 MSBs are 01011 and the following two bits are determined by the state of the AD0 and AD1 pins of the device. AD0 and AD1 allow the user to place up to four of the $I^{2} \mathrm{C}$ compatible devices on one bus.

The 2-wire $I^{2} \mathrm{C}$ serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 3a). The following byte is the Slave REV. PrE 1/23/03

Address Byte which consists of the 7-bit slave address followed by an R/W bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $R / \bar{W}$ bit is high, the master will read from the slave device. On the other hand, if the $R / \bar{W}$ bit is low, the master will write to the slave device.
2. A write operation contains an extra Instruction Byte more than a read operation. Such an Instruction Byte in write mode follows the Slave Address Byte. The first two bits(MSB and second MSB) of the Instruction Byte labeled A1 and A0 are the RDAC subaddress selects.

The third MSB RS is the midscale reset. A logic high of this bit moves the wiper of a selected channel to the center tap where $\mathrm{R}_{\mathrm{wA}}=\mathrm{R}_{\mathrm{wb}}$. This feature effectively writes over the contents of the register and thus when taken out of reset mode, the RDAC will remain at midscale.

The fourth MSB SD is a shutdown bit. A logic high causes the selected channel to open circuit at terminal A while shorting the wiper to terminal B. This operation yields almost $0 \Omega$ in rheostat mode or zero volt in potentiometer mode. This SD bit serves the same function at the $\overline{\text { SHDN }}$ pin except that the SHDN pin reacts to active low. Also, the SHDN pin affects both channels as opposed to the SD bit which only affects the channel that is being written to. It is important to note that the shutdown operation does not disturb the contents of the register. When brought
out of shutdown, the previous setting will be applied to the RDAC.

The following two bits are O 2 and O 1 . They are extra programmable logic outputs that can be used to drive other digital loads, logic gates, LED drivers, analog switches, and so on. The three LSBs are don't care (see Table IIA).
3. After acknowledging the Instruction Byte, the last byte in Write Mode is the Data Byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an Acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Table IIA).
4. In the Read Mode, the Data Byte follows immediately after the acknowledgment of the Slave Address Byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference with the Write mode, where there are eight data bits followed by an

Acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 3b).
5. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In Write Mode, the master will pull the SDA line high during the tenth clock pulse to establish a Stop condition (see Figure 3a). In Read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse which goes high to establish a STOP condition (see Figure 3b).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. During the write cycle, each data byte will update the RDAC output. For example, after the RDAC has acknowledged its slave address and instruction bytes, the RDAC output will update after these two bytes. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte will update the output of the selected slave device. If different instructions are needed, the write mode has to start with a new Slave Address, Instruction, and Data Byte again. Similarly, a repeated read function of the RDAC is also allowed.

## READBACK RDAC VALUE

AD5263 allows the user to read back the RDAC values in the Read Mode. The channel of interest is the one that is previously selected in the Write Mode. In the case where users need to read the RDAC values of both channels, they need to program the first channel in the Write Mode and then change to the Read Mode to read the first channel value. After that, they need to change back to the Write Mode with the second channel selected and read the second channel value in the Read Mode again. Note that it is not necessary for users to issue the Frame 3 data byte in the write mode for subsequent readback operation. Users should refer to Tables IIA and IIB for the programming format.

## ADDITIONAL PROGRAMMABLE LOGIC OUTPUT

AD5263 features additional programmable logic outputs, $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$, which can be used to drive a digital load, analog switches, and logic gates. $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ default to logic 0 . The logic states of $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ can be programmed in Frame 2 under Write Mode (see Figure IIA). These logic outputs have adequate current driving capability to sink/source milliamperes of load.

Users can also activate $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ in three different ways without affecting the wiper settings. They may do the following:

1. Start, Slave Address Byte, Acknowledge, Instruction Byte with $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ specified, Acknowledge, Stop.
2. Complete the write cycle with Stop, then Start, Slave Address Byte, Acknowledge, Instruction Byte with $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ specified, Acknowledge, Stop. REV. PrE 1/23/03
3. Do not complete the write cycle by not issuing the Stop, then Start, Slave Address Byte, Acknowledge, Instruction Byte with $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ specified, Acknowledge, Stop.

## SELF-CONTAINED SHUTDOWN FUNCTION

Shutdown can be activated by strobing the $\overline{\text { SHDN }}$ pin or programming the SD bit in the Write Mode Instruction Byte. In addition, Shutdown can even be implemented with the device digital output as shown in Figure 5. In this configuration, the device will be shutdown during power up, but users are allowed to program the device. Thus when $\mathrm{O}_{1}$ is programmed high, the device will exit from the shutdown mode and respond to the new setting. This selfcontained shutdown function allows absolute shutdown during power up, which is crucial in hazardous environment, without adding extra components.


Figure 5. Shutdown by internal logic output

## MULTIPLE DEVICES ON ONE BUS

Figure 8 shows four AD5263 devices on the same serial bus. Each has a different slave address since the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently. The master device output bus line drivers are open-drain pull downs in a fully $\mathrm{I}^{2} \mathrm{C}$ compatible interface.


Figure 8. Multiple AD5263 Devices on One I ${ }^{2}$ C Bus

## LEVEL SHIFT FOR BI-DIRECTIONAL INTERFACE

While most old systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper level shifting is needed. For instance, one can use a $3.3 \mathrm{~V} \mathrm{E}^{2}$ PROM to interface with a 5 V digital potentiometer. A level shift scheme is needed in order to enable a bi-directional communication so that the setting of the digital potentiometer can be stored to and retrieved from the $E^{2} P R O M$. Figure 7 shows one of the implementations. M1 and M2 can be any N -Ch signal FETs or low threshold FDV301N if $\mathrm{V}_{\text {DD }}$ falls below 2.5 V .


Figure 9. Level Shift for different potential operation

LEVEL SHIFT FOR NEGATIVE VOLTAGE OPERATION
The digital potentiometer is popular in laser diode driver and certain telecommunication equipment level setting applications. These applications are sometimes operated between ground and some negative supply voltage such that the systems can be biased at ground to avoid large bypass capacitors which may significantly impede the ac performance. Like most digital potentiometers, AD5263 can be configured with a negative supply (see Figure 10).


Figure 10. Biased at Negative Voltage
However, the digital inputs must also be level shifted to allow proper operation since the ground is now referenced to the negative potential. As a result, Figure 11 shows one implementation with a few transistors and a few resistors. When $\mathrm{V}_{\text {IN }}$ is below Q3's threshold value, Q3 is off, Q1 is off, and Q2 is on. In this state, Vout approaches 0 V . When $\mathrm{V}_{\mathrm{IN}}$ is above 2 V , Q 3 is on, Q 1 is on, and Q 2 is turned off. In this state $\mathrm{V}_{\text {out }}$ is pulled down to Vss. Beware that proper time shifting is also needed for successful communication with the device.


Figure 11. Level Shift for bi-polar potential operation

## ESD PROTECTION

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 12. Applies to digital input pins, SDI/SDA, CLK/SCL, $\overline{\mathrm{CS}} / \mathrm{ADO}$ and $\overline{S H D N}$.


Figure 12a. ESD Protection of digital pins


Figure 12b. ESD Protection of Resistor Terminals

## TERMINAL VOLTAGE OPERATING RANGE

The AD5263 positive $V_{D D}$ and negative $V_{S S}$ power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on terminals $A, B$, and $W$ that exceed $V_{D D}$ or $V_{S S}$ will be clamped by the internal forward biased diodes (see Figure 13).


Figure 13. Maximum Terminal Voltages Set by $V_{D D}$ \& $V_{S S}$

## POWER UP SEQUENCE

Since there are ESD protection diodes that limit the voltage compliance at terminals A, B, and W (see Figure 13 ), it is important to power $V_{D D} / V_{S S}$ first before applying any voltage to terminals $A, B$, and $W$. Otherwise, the diode will be forward biased such that $V_{D D} / V_{S S}$ will be powered unintentionally and may affect the rest of the user's circuit. The ideal power up sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, digital inputs, and $\mathrm{V}_{\mathrm{A} / \mathrm{B}}$. The order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and digital inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{Ss}}$.

## LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum-lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also a good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01 uF-0.1uF disc or chip ceramics capacitors. Low-ESR 1 uF to 10 uF tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 14). Notice the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.


Figure 14. Power Supply Bypassing

## VLogic POWER SUPPLY

The AD5263 is capable of operating at high voltages beyond the internal logic levels, which are limited to operate at 5 V . As a result, $V_{L}$ needs to be tied to a separate 2.7 to 5.5 V source to ensure proper digital signal levels.

## Preliminary Technical Data

## OUTLINE DIMENSIONS <br> Dimensions shown in inches and (mm)

24-Lead Thin Surface Mount TSSOP Package (RU-24)


