## CAT93C46

## 1－Kb Microwire Serial EEPROM

## FEATURES

■ High speed operation： 2 MHz
－ 1.8 V to 5.5 V supply voltage range
■ Selectable x8 or x16 memory organization
■ Self－timed write cycle with auto－clear
■ Software write protection
■ Power－up inadvertant write protection
■ Low power CMOS technology
■ 1，000，000 Program／erase cycles
－ 100 year data retention
■ Industrial temperature ranges
■ RoHS－compliant 8－pin PDIP，SOIC，TSSOP and 8－pad TDFN packages

## PIN CONFIGURATION

| PDIP（L） |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOIC（V，X） |  |  |  |  |  |  |  |
| TSSOP（Y） |  |  |  |  |  |  |  |
| TDFN（VP2） |  |  |  | SOIC（W） |  |  |  |
| CS | 1 | 8 | $\mathrm{V}_{\mathrm{CC}}$ | NC | 1 | 8 | ORG |
| SK | 2 | 7 | NC | $\mathrm{V}_{\text {CC }}$ | 2 | 7 | GND |
| DI | 3 | 6 | ORG | CS | 3 | 6 | DO |
| DO | 4 | 5 | GND | SK | 4 | 5 | DI |

## PIN FUNCTIONS

| Pin Name | Function |
| :---: | :--- |
| CS | Chip Select |
| SK | Clock Input |
| DI | Serial Data Input |
| DO | Serial Data Output |
| VCC | Power Supply |
| GND | Ground |
| ORG | Memory Organization |
| NC | No Connection |

Note：When the ORG pin is connected to VCC，the $\times 16$ organization is selected．When it is connected to ground，the x8 organization is selected．If the ORG pin is left unconnected，then an internal pullup device will select the x 16 organization．

## DESCRIPTION

The CAT93C46 is a 1K－bit Serial EEPROM memory device which is configured as either 64 registers of 16 bits（ORG pin at $\mathrm{V}_{\mathrm{CC}}$ ）or 128 registers of 8 bits（ORG pin at GND）．Each register can be written（or read）serially by using the DI （or DO）pin．The CAT93C46 features a self－timed internal write with auto－clear．On－chip Power－ On Reset circuit protects the internal logic against powering up in the wrong state．

For Ordering Information details，see page 13.

FUNCTIONAL SYMBOL


СATALYらT
SEMICONDUCTOR, INC.

## ABSOLUTE MAXIMUM RATINGS(1)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Voltage on Any Pin with Respect to Ground ${ }^{(2)}$ | -0.5 V to +6.5 V |

## RELIABILITY CHARACTERISTICS ${ }^{(3)}$

| Symbol | Parameter | Min | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{N}_{\mathrm{END}}{ }^{(4)}$ | Endurance | $1,000,000$ | Program/ Erase Cycles |
| $\mathrm{T}_{\mathrm{DR}}$ | Data Retention | 100 | Years |

## D.C. OPERATING CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+1.8 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC1 | Power Supply Current (Write) | $\begin{aligned} & \mathrm{fSK}_{\mathrm{S}}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  | 1 | mA |
| Icc2 | Power Supply Current (Read) | $\begin{aligned} & \mathrm{fSK}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  | 500 | $\mu \mathrm{A}$ |
| IsB1 | Power Supply Current (Standby) (x8 Mode) | $\begin{gathered} \mathrm{V}_{\text {IN }}=\mathrm{GND} \text { or } \mathrm{VCC}, \mathrm{CS}=\mathrm{GND} \\ \text { ORG=GND } \end{gathered}$ |  | 2 | $\mu \mathrm{A}$ |
| IsB2 | Power Supply Current (Standby) (x16Mode) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{CS}=\mathrm{GND}$ $\text { ORG=Float or } V_{C C}$ |  | 1 | $\mu \mathrm{A}$ |
| ILI | Input Leakage Current | $\mathrm{V}_{\text {IN }}=$ GND to $\mathrm{V}_{\text {cc }}$ |  | 1 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{gathered} \text { Vout }_{=}^{=}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ \mathrm{CS}=\mathrm{GND} \end{gathered}$ |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL1 }}$ | Input Low Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}}<5.5 \mathrm{~V}$ | -0.1 | 0.8 | V |
| $\mathrm{V}_{1+1}$ | Input High Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}}<5.5 \mathrm{~V}$ | 2 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| VIL2 | Input Low Voltage | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}$ | 0 | $\mathrm{V}_{\text {cc }} \times 0.2$ | V |
| $\mathrm{V}_{\mathrm{H} 2}$ | Input High Voltage | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}$ | VCC $\times 0.7$ | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| VoL1 | Output Low Voltage | $\begin{gathered} 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<5.5 \mathrm{~V} \\ \mathrm{loL}=2.1 \mathrm{~mA} \end{gathered}$ |  | 0.4 | V |
| Voh1 | Output High Voltage | $\begin{gathered} 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<5.5 \mathrm{~V} \\ \mathrm{lOH}=-400 \mu \mathrm{~A} \end{gathered}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage | $\begin{gathered} 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ \mathrm{loL}=1 \mathrm{~mA} \end{gathered}$ |  | 0.2 | V |
| VOH2 | Output High Voltage | $\begin{gathered} 1.8 \mathrm{~V} \leq \mathrm{V} \mathrm{CC}<4.5 \mathrm{~V} \\ \mathrm{lOH}=-100 \mu \mathrm{~A} \end{gathered}$ | V $\mathrm{Cc}-0.2$ |  | V |

Notes:
(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
(2) The DC input voltage on any pin should not be lower than -0.5 V or higher than $\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}$. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than $\mathrm{V}_{\mathrm{Cc}}+1.5 \mathrm{~V}$, for periods of less than 20 ns .
(3) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
(4) Block Mode, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, 25^{\circ} \mathrm{C}$

ATALYGT
SEMICONDUCTOR, INC.

PIN CAPACITANCE
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| Symbol | Test | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CouT $^{(1)}$ | Output Capacitance (DO) | $\mathrm{V}_{\text {ouT }}=0 \mathrm{~V}$ |  |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}{ }^{(1)}$ | Input Capacitance (CS, SK, DI, ORG) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | 5 | pF |

A.C. CHARACTERISTICS ${ }^{(2)}$
$\mathrm{V}_{\mathrm{CC}}=+1.8 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.

|  |  | Limits |  |  |
| :--- | :--- | :---: | :---: | :---: |
| Symbol | Parameter | Min | Max | Units |
| tcss | CS Setup Time | 50 |  | ns |
| tcSH | CS Hold Time | 0 |  | ns |
| tDIS | DI Setup Time | 100 |  | ns |
| tDIH | DI Hold Time | 100 |  | ns |
| tpD1 | Output Delay to 1 |  | 0.25 | $\mu \mathrm{~s}$ |
| tpD0 | Output Delay to 0 |  | 0.25 | $\mu \mathrm{~s}$ |
| tHz ${ }^{(1)}$ | Output Delay to High-Z |  | 100 | ns |
| tEW | Program/Erase Pulse Width |  | 5 | ms |
| tcsmin | Minimum CS Low Time | 0.25 |  | $\mu \mathrm{~s}$ |
| tsKHI | Minimum SK High Time | 0.25 |  | $\mu \mathrm{~s}$ |
| tsKLow | Minimum SK Low Time | 0.25 |  | $\mu \mathrm{~s}$ |
| tsv | Output Delay to Status Valid |  | 0.25 | $\mu \mathrm{~s}$ |
| SKMAX | Maximum Clock Frequency | DC | 2000 | kHz |

POWER-UP TIMING (1)(3)

| Symbol | Parameter | Max | Units |
| :--- | :--- | :---: | :---: |
| tpur | Power-up to Read Operation | 1 | ms |
| tpuw | Power-up to Write Operation | 1 | ms |

NOTES:
(1) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
(2) Test conditions according to "AC Test Conditions" table.
(3) $t_{\text {PUR }}$ and tPUW are the delays required from the time $\mathrm{V}_{\mathrm{CC}}$ is stable until the specified operation can be initiated.

## A.C. TEST CONDITIONS

| Input Rise and Fall Times | $\leq 50 \mathrm{~ns}$ |  |
| :--- | :--- | :--- |
| Input Pulse Voltages | 0.4 V to 2.4 V | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |
| Timing Reference Voltages | $0.8 \mathrm{~V}, 2.0 \mathrm{~V}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |
| Input Pulse Voltages | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V}$ |
| Timing Reference Voltages | 0.5 V cc | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V}$ |
| Output Load | Current Source IOLmax/IOHmax; $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |

## DEVICE OPERATION

The CAT93C46 is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the reading, writing and erase operations of the device. The CAT93C46 operates on a single power supply and will generate on chip the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status during a write operation. The serial communication protocol follows the timing shown in Figure 1.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy " 1 " into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The Ready/Busy
flag can be disabled only in Ready state; no change is allowed in Busy state.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organization).

## Read

Upon receiving a READ command (Figure 2) and an address (clocked into the DI pin), the DO pin of the CAT93C46 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpdo or tpd1).

## Erase/Write Enable and Disable

The CAT93C46 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 3.

INSTRUCTION SET

| Instruction | Start Bit | Opcode | Address |  | Data |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | x8 | x16 | x8 | x16 |  |
| READ | 1 | 10 | A6-A0 | A5-A0 |  |  | Read Address AN- A0 |
| ERASE | 1 | 11 | A6-A0 | A5-A0 |  |  | Clear Address AN- A0 |
| WRITE | 1 | 01 | A6-A0 | A5-A0 | D7-D0 | D15-D0 | Write Address AN- A0 |
| EWEN | 1 | 00 | 11XXXXX | 11XXXX |  |  | Write Enable |
| EWDS | 1 | 00 | 00XXXXX | 00XXXX |  |  | Write Disable |
| ERAL | 1 | 00 | 10XXXXX | 10XXXX |  |  | Clear All Addresses |
| WRAL | 1 | 00 | 01XXXXX | 01XXXX | D7-D0 | D15-D0 | Write All Addresses |

Figure 1. Sychronous Data Timing


Figure 2. Read Instruction Timing


Figure 3. EWEN/EWDS Instruction Timing


## Write

After receiving a WRITE command (Figure 4), address and the data, the CS (ChipSelect) pin must be deselected for a minimum of tcsmin. The falling edge of CS will start the self clocking for auto-clear and data store cycles on the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

## Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of tcsmin (Figure 5). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/ busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

## Erase All

Upon receiving an ERAL command (Figure 6), the CS (Chip Select) pin must be deselected for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical " 1 " state.

## Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of tcsmin (Figure 7). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/ busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.

Figure 4. Write Instruction Timing


Figure 5. Erase Instruction Timing


Figure 6. ERAL Instruction Timing


Figure 7. WRAL Instruction Timing


## 8-LEAD 300 MIL PLASTIC DIP (L)



| SYMBOL | MIN | NOM | MAX |  |
| :---: | :---: | :---: | :---: | :---: |
| A |  |  | 4.57 |  |
| A1 | 0.38 |  |  |  |
| A2 | 3.05 |  | 3.81 |  |
| b | 0.36 | 0.46 | 0.56 |  |
| b2 | 1.14 |  | 1.77 |  |
| D | 9.02 |  | 10.16 |  |
| E | 7.62 | 7.87 | 8.25 |  |
| E1 | 6.09 | 6.35 | 7.11 |  |
| e | 2.54 BSC |  |  |  |
| eB | 7.87 |  |  |  |
| L | 0.115 | 0.130 | 0.150 |  |

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

1. All dimensions are in millimeters.
2. Complies with JEDEC Standard MS001.
3. Dimensioning and tolerancing per ANSI Y14.5M-1982

## 8-LEAD 150 MIL SOIC (V, W)



| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A1 | 0.10 |  | 0.25 |
| A | 1.35 |  | 1.75 |
| b | 0.33 |  | 0.51 |
| C | 0.19 |  | 0.25 |
| D | 4.80 |  | 5.00 |
| E | 5.80 |  | 6.20 |
| E1 | 3.80 |  | 4.00 |
| e | 1.27 BSC |  |  |
| h | 0.25 |  | 0.50 |
| L | 0.40 |  | 1.27 |
| $\theta 1$ | $0^{\circ}$ |  | $8^{\circ}$ |

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

1. All dimensions are in millimeters.
2. Complies with JEDEC specification MS-012.

## 8-LEAD 208 MIL SOIC (X)



| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A1 | 0.05 |  | 0.25 |
| A |  |  | 2.03 |
| b | 0.36 |  | 0.48 |
| c | 0.19 |  | 0.25 |
| D | 5.13 |  | 5.33 |
| E | 7.75 |  | 8.26 |
| E1 | 5.13 |  | 5.38 |
| e | 1.27 BSC |  |  |
| L | 0.51 |  | 0.76 |
| $\theta 1$ | $0^{\circ}$ |  | $8^{\circ}$ |

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

1. All dimensions are in millimeters.
2. Complies with EIAJ specification EDR-7320.
3. D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall not exceed 0.06 in per side.
4. E1 does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 0.010in per side.
5. Lead span/stand off height/coplanarity are considered as special characteristic (A1).

ᄃATALY
SEMICONDUCTOR, INC.

## 8-LEAD TSSOP (Y)



| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A |  |  | 1.20 |
| A1 | 0.05 |  | 0.15 |
| A2 | 0.80 | 0.90 | 1.05 |
| b | 0.19 |  | 0.30 |
| c | 0.09 |  | 0.20 |
| D | 2.90 | 3.00 | 3.10 |
| E | 6.30 | 6.4 | 6.50 |
| E1 | 4.30 | 4.40 | 4.50 |
| e | 0.65 BSC |  |  |
| L | 0.50 | 0.60 | 0.75 |
| $\theta 1$ | 0.00 |  | 8.00 |

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

1. All dimensions are in millimeters.
2. Complies with JEDEC Standard MO-153
¢ATALY
SEMICONDUCTOR, INC.

## 8-PAD TDFN 2X3 PACKAGE (VP2)



| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A2 | 0.45 | 0.55 | 0.65 |
| A3 | 0.20 REF |  |  |
| b | 0.20 | 0.25 | 0.30 |
| D | 1.90 | 2.00 | 2.10 |
| D2 | 1.30 | 1.40 | 1.50 |
| E | 2.90 | 3.00 | 3.10 |
| E2 | 1.20 | 1.30 | 1.40 |
| e | 0.50 TYP |  |  |
| L | 0.20 | 0.30 | 0.40 |



For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

1. All dimensions are in millimeters.
2. Complies with JEDEC specification MO-229.

## EXAMPLE OF ORDERING INFORMATION

| Prefix | Device \# | Suffix |
| :--- | :--- | :--- |



Notes:
(1) All packages are RoHS-compliant (Lead-free, Halogen-free).
(2) The standard lead finish for the SOIC, EIAJ $(X)$ package is Matte-Tin; the standard lead finish for all other packages is NiPdAu.
(3) The device used in the above example is a CAT93C46VI-GT3 (SOIC, JEDEC, Industrial Temperature, NiPdAu, Tape \& Reel).
(4) The SOIC, EIAJ (X) package is available in reels of 2000 pcs/reel (i.e. CAT93C46XI-T2). All other packages are offered in reels of $3000 \mathrm{pcs} /$ reel.
(5) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.
$\subset A T A L Y \Xi T$
SEMICONDUCTOR, INC.

REVISION HISTORY

| Date | Revision | Comments |
| :---: | :---: | :--- |
| $12 / 01 / 05$ | A | Initial Issue |
| $12 / 08 / 05$ | B | Update D.C Operating Characteristics |
| $02 / 22 / 06$ | C | Update Pin Configuration <br> Update A.C. Charateristics, Die Rev N <br> Update Package Dimensions <br> Update Ordering Information <br> Update Package Marking |
| $05 / 24 / 06$ | D | Update Pin Configuration <br> Update Pin Functions <br> Update D.C. Operating Charateristics <br> Update A.C. Charateristics <br> Update Device Operation <br> Update Package Marking <br> Remove Tape and Reel <br> Update Example of Package Information |
| $08 / 01 / 06$ | E | Update D.C. Operating Charateristics <br> UpdateTest Condition for Pin Capacitance <br> Update A.C. Charateristics <br> Update Device Operation <br> Add 8 Lead 208 mil SOIC (X) Package <br> Update Package Marking <br> Update Example of Package Information |
| $02 / 08 / 07$ | F | Update D.C. Operating Characteristics <br> Update A.C. Characteristics <br> Update Figures 5 and 6 <br> Remove Package Marking |

## Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:
AE2 ${ }^{\text {TM }}$, Beyond Memory ${ }^{\text {TM }}$, DPP ${ }^{\text {TM }}$, EZDim ${ }^{\text {TM }}$, MiniPot ${ }^{\text {TM }}$ and Quad-Mode ${ }^{\text {TM }}$
Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.
CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.

сATALYGT


Catalyst Semiconductor, Inc.
Corporate Headquarters
2975 Stender Way
Santa Clara, CA 95054
Phone: 408.542.1000
Publication \#: 1106
Fax: 408.542.1200
Revison:
E
www.catsemi.com
Issue date:
02/08/07

