| | | | | | | | | | | | | | | | | | | | | · |
|-----------------------------|--------|--------------|----------|----------------|--|--------------|----------------|----------|-------|-------|---------------------|-------------|--------------|-------------|---------------|---------------|---------------|-------------|--------------|-------------|
| LTR | T | | | | ······································ | <u></u> | | | REVIS | SIONS | | | Τ_ | | | | 1 | | | |
| | - | | | | | | RIPTIC | | · · | | | | D | ATE (| YR-MO- | DA) | | APPI | ROVE | D |
| A | | | | jes i 154-9 | | cord | lance | wit | h | | | | | 95-0 | 06-16 | 5 | | M. 7 | A. Fr | ye |
| В | Add | ded d | devid | ce ty | rpe 0 | 3. | Edit | oria | l ch | ange | 3 | | | 95-1 | L2-05 | 5 | | М. Д | A. Fr | ye |
| | | | | | | | | | | | | | | | | | | | | |
| REV | В | | <u> </u> | [| <u> </u> | T | Ī | <u> </u> | 1 | I | | | | ı — | <u> </u> | 1 | Γ | T | Γ | I |
| SHEET | 35 | | | | | | | | | | | | | | | | | | | |
| REV | В | В | В | В | В | В | В | В | В | В | В | В | В | В | В | В | В | В | В | В |
| SHEET | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |
| REV STATU | | | | RE\ | / | | В | В | В | В | В | В | В | В | В | В | В | В | В | В |
| OF SHEETS | • | | | SHE | ET | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| PMIC N/A | | | | | PAREI AJESH | BY PITHA | DIA | | | | DE | EFENS | | | | | | ENTE | R | |
| STA MICRO | CIR | CUI | Т | | CKED NNETI | BY I RICE | | | | | | | DA | | , Onli | O 454 | 44 | | | |
| THIS DRAWII | ISE BY | VAILA ALL | BLE | | ROVED | BY FRYE | | | | GAT | ROCI E PR CON | RCUI OGR | T, ME AMM | MOR ABLE | RY, DI LOG | GITA IC AR | L, CN RAY, | MOS 5 | 000 OLITI | HIC |
| DEPA AND AGE DEPARTME | | OF TH | | DRA | WING A | | OVAL D 0-22 | ATE | | SIZE | | CAG | E COD | E | | | | 000 | | |
| AMSC | N/A | | | REVI | SION | LEVEL | | | | F | | | 726 | | | 59 | ル2- | 922 | :52 | |
| | | | | | В | | | | | SHF | cT. | 1 | |)E | 31 | = | | | | |

SHEET

OF


35

DESC FORM 193
JUL 94
<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E080-96

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device class M RHA marked devices shall meet the MIL-PRF-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-PRF-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

| <u>Device type</u> | Generic number | <u>Circuit function</u> | Access time |
|--------------------|-------------------|------------------------------|---------------|
| 01 02 | 4005-10 4005-6 | 5000 gate programmable array | 10 ns 6 ns |
| 03 | 4005-5 | 5000 gate programmable array | 5 ns |

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

| <u>Device class</u> | <u>Device requirements documentation</u> |
|---------------------|---|
| М | Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883 |
| Q or V | Certification and qualification to MIL-PRF-38535 |

1.2.4 <u>Case outline(s)</u>. The case outlines shall be as designated in MIL-STD-1835 and as follows:

| <u>Outline letter</u> | Descriptive designator | <u>Terminals</u> | <u>Package style</u> |
|-----------------------|------------------------|------------------|------------------------|
| X | CMGA8-156 | 156 <u>1</u> / | Pin grid array package |
| Υ | See figure 1 | 164 | Quad flat package |
| Z | See figure 1 | 164 | Quad flat package |

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-PRF-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

 $\frac{1}{1}$ 156 = actual number of pins used, not maximum listed in MIL-STD-1835

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 2 |

DESC FORM 193A

JUL 94

| 9004708 OO16096 583 **||||**

1.3 Absolute maximum ratings. 2/ -0.5 V dc to +7.0 V dc -0.5 V dc to V_{CC} +0.5 V dc -0.5 V dc to V_{CC} +0.5 V dc +260°C See MIL-STD-1835 Case outlines Y and Z ------20°C/W 3/ +150°C 4/ Storage temperature range - - - - - - - - - - - - - - - - - --65°C to +150°C 1.4 Recommended operating conditions. 5/ Case operating temperature Range(Tr)--------55°C to +125°C Supply voltage relative to ground(V_{CC})------+4.5 V dc minimum to +5.5 V dc maximum Ground voltage (GND) - - - - - -0 V dc 1.5 <u>Digital logic testing for device classes Q and V.</u> Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)- - - - -6/ percent APPLICABLE DOCUMENTS Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION **MILITARY** MIL-PRF-38535 Integrated Circuits, Manufacturing, General Specification for. STANDARDS MILITARY MIL-STD-883 Test Methods and Procedures for Microelectronics. MIL-STD-973 Configuration Management. MIL-STD-1835 Microcircuit Case Outlines. BULLETIN MILITARY List of Standard Microcircuits Drawings (SMD's). MIL-BUL-103 HANDBOOK **MILITARY** MIL-HDBK-780 Standardized Military Drawings. (Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) 2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 3/ When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein. Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions 4/ in accordance with method 5004 of MIL-STD-883. All voltage values in this drawing are with respect to V_{SS} . 6/ When a QML source exists, a value shall be provided. SIZE **STANDARD** Α 5962-92252 **MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET **DAYTON, OHIO 45444** 3

DESC FORM 193A

JUL 94

💶 9004708 0016097 41T 📟

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-PRF-38535 for device classes Q and V and herein.
- 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-SID-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 4 |

DESC FORM 193A

JUL 94

9004708 0016098 356

- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
 - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 and the device manufacturer's QM plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Static burn-in for device class M, Q, and V (method 1015 of MIL-STD-883, test condition A).
 - (a) All inputs shall be connected to GND. Outputs may be open or connected to 5.0 V + 0.5 0.0 V minimum. Resistors R1 are optional on both inputs and outputs, and required on outputs connected to V_{CC} + 0.5 0.0 V. R1 = 220 Ω to 47 k Ω . For static II burn-in, reverse all input connections (i.e., V_{SS} to V_{CC}).
 - (b) $V_{CC} = 5.0 \text{ V} + 0.5 \text{ V} 0.0 \text{ V} \text{ minimum}$
 - (c) Ambient temperature (T_A) shall be +125°C minimum.
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 5 |

DESC FORM 193A

JUL 94

= 9004708 0016099 292 **=**

- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-PRF-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device class Q shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 4, 5, and 6 (C_{IN} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
- c. For device class M, subgroups 7, 8A, and 8B tests shall include verifying the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 6 |

DESC FORM 193A

JUL 94

- 9004708 0016100 834 **-**

| Test | Symbol | Conditions | Group A | Device | L. | imits | Unit |
|---|------------------|--|-----------|----------|----------|-------|--------------|
| | | 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified | subgroups | type | Min | Max | 1. |
| High level output voltage | v _{OH} | $V_{CC} = 4.5 \text{ V}, I_{OH} = -4.0 \text{ mA}$ $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$ | 1,2,3 | All | 2.4 | | ٧ |
| Low level output voltage <u>1</u> / | V _{OL} | $V_{CC} = 5.5 \text{ V}, I_{OL} = 4.0 \text{ mA}, \\ V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$ | 1,2,3 | All | | 0.4 | ν |
| Dynamic power consumption <u>2</u> / <u>3</u> / | | V _{CC} = 5.5 V | 1,2,3 | All | | 2/ | mW/MHz |
| Quiescent LCA supply current <u>4</u> / | Icco | v _{CC} = v _{IN} = 5.5 v | 1,2,3 | All | | 50 | mA |
| Input leakage current | IIL | V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V | 1,2,3 | All | -10 | +10 | μΑ |
| Output leakage current | I _{OL} | V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V with no load | 1,2,3 | All | - 1.0 | +1.0 | mA |
| Pad pull-up current (when selected) | I _{RIN} | V _{IN} = 0 V | 1,2,3 | All | | 0.5 | mA |
| Horizontal long line pull-up current (when selected) | I _{RLL} | At logic low | 1,2,3 | All | | 2.5 | πΑ |
| Input capacitance | CIN | See 4.4.1e | 4 | All | | 16 | pF |
| Output capacitance | C _{OUT} | See 4.4.1e | 4 | ALL | | 16 | pF |
| Functional test | FT | See 4.4.1c | 7,8A,8B | All | | | 1 |
| Interconnect + | t _{B1} | | 9,10,11 | 01 | | 197.3 | ns |
| tPID + tOPS + tILO | | | | 02 | | 124 | 1 |
| UPS ILU | | | | 03 | | 94.4 | |
| Interconnect + | t _{B2} | | 9,10,11 | 01 | | 170.9 | ns |
| ^t PID + ^t HHO + ^t OPS | | | | 02 | | 138.7 |] |
| ino or s | | | | 03 | | 102.2 | |
| Interconnect + | t _B 3 | | 9,10,11 | 01 | | 252.7 | ns |
| t _{PID} + t _{OPS} + t _{IHO} | | | | 02 | | 151.6 | _ |
| | | | | 03 | | 129.2 | |
| Interconnect + | t _{B4} | | 9,10,11 | 01 | | 270.0 | ns |
| ^t PID + .t _{OPS} + t _{RIO} | | | | 02 | | 167.4 | 4 |
| | | | 0.40.44 | 03 | | 144.8 | |
| Interconnect + t _{cro} | t _{B5} | | 9,10,11 | 01 | | 22.6 | ns |
| tcko + tick + tcki | | | | 02 | <u>_</u> | 12.6 | 4 |
| | | | 0.10.44 | 03 | | 8.8 | - |
| Interconnect + ^t cko | t _{B6} | | 9,10,11 | 01 | | 20.7 | ns |
| ^t ско ^{+ t} ннск ^{+ t} скнн | | | | 02 | | 13.6 | 4 |
| | | | 0.10.11 | 03 | | 9.3 | |
| Interconnect + ^t rkn | ^t B7 | | 9,10,11 | 01 | | 26.6 | ns |
| tcko + tiHCK + tckiH | | | | 02 03 | | 14.6 | 4 |

See footnotes at end of table.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 7 |

DESC FORM 193A

JUL 94

9004708 0016101 770 **=**

| Test | Symbol | I. Electrical performance Conditions | Group A | Device | L im | its | Unit |
|--|------------------------|--|------------------|----------|------------|-------------|-------------|
| | | $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified | subgroups | type | Min | Max | _ |
| Interconnect + | t _{B8} | | 9,10,11 | 01 | | 18.7 | ns |
| tCKO + tDICK + | 1 | | | 02 | | 10.6 | ╗ |
| CKDT | | | | 03 | | 7.3 | |
| Interconnect + | t _{B9} | 1 | 9,10,11 | 01 | | 23.6 | ns |
| tcko + tecck + tckec | | | | 02 | | 13.6 | |
| ECCK CKEC | | j | | 03 | | 8.3 | 7 |
| Interconnect + | t _{B10} | | 9,10,11 | 01 | | 279.3 | ns |
| tPID + tOPS + tOPCY + tSUM - | | | | 02 | | 209.4 | 1 |
| t _{BYP} | | | | 03 | | 162.1 | |
| Interconnect + | t _{B11} | 1 | 9,10,11 | 01 | | 318.3 | ns |
| tpid + tops + tascy + tsum - | | | | 02 | | 222.4 | |
| t BYP | | | | 03 | | 168.6 | - |
| Interconnect + | t _{B12} | | 9,10,11 | 01 | | 167.2 | ns |
| tpiD + tops + | | | | 02 | | 128.4 | ┥¨ |
| tINCY + tSUM | | | 1 | 03 | | 95.3 | |
| Interconnect + | t _{B13} | 1 | 9,10,11 | 01 | | 78.3 | ns |
| ^t PID ^{+ t} OPS ⁺ ^t INCY ^{+ t} SUM | | | 1 ' ' | 02 | | 58.2 | ┤ ``` |
| TINCY SUM | | | | 03 | | 43.7 | |
| WIDE DECODER SWITCH | ING CHARACTE | ERISTICS | <u> </u> | | L | 15 1 | |
| Full length, both | TWAF | See figures 4 and 5 | 3/ | 01 | | 12 | ns |
| pull-ups inputs | WAF | as applicable. <u>5</u> / | | 02 | | 10 | |
| from IOB I-pins | | | | 03 | | 9 | - |
| Full length, both pull-ups inputs from internal | TWAFL | | 3/ | 01,02 | | 13 | ns |
| logic | | | | 03 | ŀ | 12 | |
| Half length, one | T _{WAO} | | 3/ | 01 | | 12 | ns |
| pull-up inputs from IOB I-pins | | | | 02 | | 10 | - |
| | | | 1 | 03 | | 9 | - |
| Half length, one pull-up inputs from internal | TWAOL | | 3/ | 01,02 | | 13 | ns |
| logic | 1 | | | 03 | | 12 | |
| CLB SWITCHING CHARAC | TERISTICS | | -l1 | | | | |
| Combinatorial | TILO | See figures 4 and 5 | <u>6</u> / | 01 | | 10 | ns |
| delay F/G inputs to X/Y outputs | | as applicable. | | 02 | · . | 5 | ┪┈ |
| to N, Catpats | | | İ | 03 | | 4.5 | ┪ |
| Combinatorial | TIHO | | 6/ | 01 | | 14 | ns |
| delay F/G inputs via H' to X/Y | • | • | _ | 02 | | 3 | ┥ ̄ |
| outputs | | | 1 | 03 | | | - |
| Combinatorial | тнно | | 6/ | 01 | | | ns |
| delay C inputs | , ino | | | 02 | | , 7 | ۱" ا |
| via H¹ to X/Y outputs | | | | 03 | | | 4 |
| ee footnotes at end | of table. | | <u> </u> | | | | |
| | | | SIZE | | | | |
| MICRO | STANDARD CIRCUIT DR | AWING | SIZE A | | | 5 | 962-9225 |
| DEFENSE ELEC | | UPPLY CENTER | | REVISION | LEVEL B | SHE | ET |

DESC FORM 193A

JUL 94

= 9004708 0016102 607 **=**

| Test | Symbol | Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ | Group A subgroups | Device type | Li | imits | | Unit |
|---|-------------------|---|----------------------|----------------|-----|-------|--------|----------|
| | | 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specifie | ed | | Min | M: | Max | |
| CLB SWITCHING CHARAC | TERISTICS | - Continued. | | | | | | |
| CLB fast carry logic operand | TOPCY | See figures 4 and 5, as applicable | <u>Z</u> / | 01 | | 8 | | ns |
| inputs (F1,F2,G1, G4) to C _{OUT} | | do apprioabre | i | 02 | | 7 | | |
| | | | | 03 | | 5.5 | | |
| CLB fast carry logic add/ | TASCY | | Z/ | 01 | | 11 | | ns |
| subtract input | | | | 02 | | 8 | | |
| (F3) to C _{OUT} | | | | 03 | | 6 | | |
| CLB fast carry logic initialization | TINCY | | Z/ | 01,02 | | 6 | | ns |
| inputs (F1,F3) to C _{OUT} | | | | 03 | | 4 | | |
| CLB fast carry logic C _{IN} through | ^T SUM | | 7/ | 01 | | 12 | | ns |
| function generators to X/Y | | | | 02 | | 8 | |] |
| outputs | | | | 03 | | 6 | | |
| CLB fast carry logic C _{IN} to | Твүр | | Z/ | 01 | | 3 | ns | ns |
| C _{OUT} , bypass function | | | | 02 | | 2 | | |
| generators | | | | 03 | | 1.5 | | |
| Sequential delays clock K to | тско | | <u>6</u> / | 01 | | 9 | | ns |
| outputs Q | | | | 02 | | 5 | | |
| | | | | 03 | | 3 | | |
| Set-up time before clock K, | TICK | | <u>6</u> / | 01 | 11 | | | ns |
| F/G inputs | | | | 02 | 6 | | | |
| | | | | 03 | 4.5 | | | |
| Set-up time before clock K, | TIHCK | | <u>6</u> / | 01 | 15 | | | ns |
| F/G inputs via H | | | | 02 | 8 | | | |
| | | | <u> </u> | 03 | 6 | | | |
| Set-up time before clock K, | ^Т ннск | | <u>6</u> / | 01 | 9 | | | ns |
| C inputs via H1 | | | | 02 | 7 | | | |
| | | | | 03 | 5 | | | # ==: |
| Set-up time before clock K, | T _{DICK} | | <u>6</u> / | 01 | 7 | | | ns |
| C inputs via DIN | | | | 02 | 4 | | | |
| | | | | 03 | 3 | | | |
| ee footnotes at end | of table. | | | | | | | |
| | STANDAR | 4 | SIZE A | | | | 59 | 62-92252 |
| MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | | REVISION | N LEVEL B | | SHEE | ा 9 | |

DESC FORM 193A JUL 94

= 9004708 0016103 543 **=**

| Test | Symbol | Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ | Group A subgroups | Device type | Li | mits | Unit |
|---|-------------------|--|----------------------|----------------|--------------|------|------------|
| · | | 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specifi | ed | | Min | Max | |
| CLB SWITCHING CHARAC | TERISTICS | - Continued. | | | | | |
| Set-up time before clock K, | TECCK | See figures 4 and 5, | 6/ | 01 | 12 | | ns |
| C inputs via EC | | as applicable | | 02 | 7 | | |
| | | | | 03 | 4 | | |
| Set-up time before clock K, | TRCK | | 3/ | 01 | 10 | | ns |
| C inputs via S/R, going low | | | .] | 02 | 6 | | |
| (inactive) | | | | 03 | 4.5 | | |
| Set-up time before clock K, | тсск | | 3/ | 01,02 | 8 | | ns |
| C _{IN} input via F'/G' | | | | 03 | 6 | | |
| Set-up time before clock K, | тснск | | 3/ | 01,02 | 10 | | ns |
| C _{IN} input via F'/G' and H' | | | | 03 | 7.5 | | |
| Hold time after clock K, F/G inputs | TCKI | | <u>6</u> / | Ali | 0 | | ns |
| Hold time after clock K, F/G inputs via H' | ^Т СКІН | | <u>6</u> / | All | 0 | | ns |
| Hold time after clock K, C inputs via H1 | ТСКНН | | 6/ | ALL | 0 | | ns |
| Hold time after clock K, C inputs via DIN | ^T CKD1 | | 6/ | All | 0 | | ns |
| Hold time after clock K, C inputs via EC | ^T CKEC | | 6/ | All | 0 | | ns |
| Hold time after clock K, C inputs via S/R, going low (inactive) | ^T CKR | | 3/ | All | 0 | | ns |
| Clock high time | тсн | | 3/ | 01 | 5.5 | | ns |
| |] | | | 02 | 5 | | |
| | | | | 03 | 4.5 | | |
| Clock low time | TCL | | 3/ | 01 | 5.5 | | ns |
| | | | | 02 | 5 | | |
| | | | | 03 | 4.5 | | |
| ee footnotes at end | of table. | | | | | | |
| | STANDAR | | SIZE A | | | | 5962-9225 |
| DEFENSE ELEC | | SUPPLY CENTER | | REVISIO | N LEVEL B | S⊦ | IEET 10 |

DESC FORM 193A JUL 94

■ 9004708 0016104 48T **■**

| Test | Symbol | Conditions $4.5 \text{ V} \leq \text{V}_{CO} \leq 5.5 \text{ V}$ | Group A subgroups | Device type | L | imits | Unit |
|--|------------------|--|----------------------|----------------|-------------|----------|----------|
| | | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified | 3. | .,,,,, | Min | Max | |
| CLB SWITCHING CHARAC | CTERISTICS | - continued. | | | - | | <u> </u> |
| Set/Reset direct width (high) | TRPW | Soo figures / and 5 | 3/ | 01 | 6 | | ns |
| width (might) | · | See figures 4 and 5, as applicable. | | 02 | 5 | | 1 |
| | | | | 03 | 4 | | 1 |
| Set/Reset direct delay, from C | TRIO | | <u>6</u> / | 01 | | 15 | ns |
| to Q | | | | 02 | | 9 | 7 |
| ` | | | | 03 | ĺ | 8 | 1 |
| Master set/reset width (high or | T _{MRW} | | <u>3</u> / | 01 | 24 | | ns |
| low) | | | | 02 | 21 | | 1 |
| | | | 03 | 18 | | 7 | |
| Master set/reset delay from | T _{MRQ} | | <u>3</u> / | 01 | | 37 | ns |
| global set/reset | | | | 02 | | 33 | |
| net to Q | | | | 03 | | 31 | |
| CLB SWITCHING CHARAC | TERISTICS | (RAM OPTION) | | | | | |
| Read operation, address read | TRC | See figures 4 and 5, | 2/ | 01 | 12 | | ns |
| cycle time | | as applicable. <u>8</u> / | | 02 | 7 | | 7 |
| (16 X 2) | | | | 03 | 5.5 | | 1 |
| Read operation, | T _{RCT} | | 2/ | 01 | 15 | | ns |
| address read cycle time | | | · | 02 | 10 | | |
| (32 X 1) | | | | 03 | 7.5 | | |
| Read operation data valid after | TILO | | 2/ | 01 | | 10 | ns |
| address change | | | | 02 | | 6 | |
| (no write enable) (16 X 2) | | | | 03 | | 4.5 | |
| Read operation | TIHO | | 2/ | 01 | | 14 | ns |
| data valid after address change | | | | 02 | | 8 | 1 |
| (no write enable) (32 X 1) | | | | 03 | | 7 | 1 |
| Read during write, | TICK | | 2/ | 01 | 11 | | ns |
| clocking data into flipflop address | | | | 02 | 6 | | 1 |
| setup time before clock K (32 x 1) | | | i | 03 | 4.5 | 1 | 1 |

See footnotes at end of table.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 11 |

DESC FORM 193A

JUL 94

9004708 0016105 316

| Test | Symbol | Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ | Group A subgroups | Device type | L | imits | Unit |
|--|-------------------------------------|---|-------------------|---------------------------------------|------------|----------|------------|
| · | | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specific | ed | , , , , , , , , , , , , , , , , , , , | Min | Max | |
| CLB SWITCHING CHARAC | TERISTICS | (RAM OPTION) - Continued. | | | | | |
| Read during write, clocking data | TIHCK | See figures 4 and 5, | 2/ | 01 | 15 | | ns |
| into flip flop address setup | | as applicable 8/ | | 02 | 8 | | |
| time before clock K (32 X 1) | | | ļ | 03 | 6 | | |
| Read during write, data valid after | Two | | 2/ | 01 | | 15 | ns |
| WE going active (16 X 2) | | | | 02 | | 12 | |
| (10 x 2) | | | | 03 | | 10 | |
| Read during write, (DIN stable | T _{WOT} | | 2/ | 01 | | 27 | ns |
| before WE) (32 X 1) | | | | 02 | | 15 | |
| ···· | | | | 03 | | 12 | |
| Read during write, data valid after | TDO | | 2/ | 01 | | 19 | ns |
| DIN (16 X 2) | | | | 02 | | 11 | |
| | | | | 03 | | 9 | |
| Read during write, (DIN change | Трот | | 2/ | 01 | | 22 | ns |
| during WE) (32 X 1) | | | 02 | | 14 | _ | |
| | | | | 03 | | 11 | |
| Read during write, clocking data into flip flop, | Twck | | 2/ | 01 02 | 15 12 | | ns |
| WE setup time before clock K (16 X 2) | | | | 03 | 10 | | |
| Read during write, | TWCKT | | 2/ | 01 | 27 | <u> </u> | ns |
| clocking data into flip flop, WE setup time | | | | 02 | 15 | | |
| before clock K (32 X 1) | | | | 03 | 12 | | |
| Read during write, clocking data | TDCK | | 2/ | 01 | 19 | | ns |
| into flip flop, data setup time | | | | 02 | 11 | | |
| before clock K (16 X 2) | | | | 03 | 9 | | |
| Read during write, clocking data | ^T DCKT | | 2/ | 01 | 22 | | ns |
| into flip flop, data setup time | | | | 02 | 14 | | |
| before clock K (32 X 1) | | | | 03 | 11 | | |
| ee footnotes at end | of table. | | | | | | |
| | STANDARI | | SIZE A | | | | 5962-9225 |
| DEFENSE ELECT | CIRCUIT DE FRONICS S ON, OHIO | SUPPLY CENTER | | REVISION | LEVEL B | s | HEET 12 |

DESC FORM 193A JUL 94

9004708 0016106 252 📟

| Test | Symbol | Conditions | Group A | Device | | mits | | Unit |
|---|-----------------------------------|--|------------------|---------|--------------|--|------|------------|
| | | 4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq T _C \leq +125°C unless otherwise specified | subgroups | type | Min | Ма | ax | |
| CLB SWITCHING CHARAC | TERISTICS | (RAM OPTION) - Continued. | | 1 | | <u>'</u> | | |
| Write operation, | Twc | | 2/ | 01 | 16 | | | ns |
| address write cycle time | "" | See figure 4 and 5, as applicable <u>8</u> / | | 02 | 9 | | | |
| (16 X 2) | | | Ì | 03 | 8 | | | |
| Write operation, | T | | 2/ | 01 | 16 | | | ns |
| address write | TWCT | | 2 | 02 | 9 | - | | 115 |
| (32 X 1) | | | | 03 | 8 | | | |
| Write operation, | т | | 2/ | 01 | 12 | ┼ | | ns |
| write operation, write enable pulse width | TWP | | | 02 | 5 . | - | | (18 |
| (high) (16 X 2) | } | | | 03 | 4 | \vdash | | |
| Write operation, | Т Т | } | 2/ | 01 | 12 | \vdash | ns | n o |
| write enable | ^T wpt | | | 02 | 5 | | | TIS |
| pulse width (high) (32 X 1) | | | | 03 | 4 | | | |
| Write operation, | T | | 9/ | All | 2 | <u> </u> | | ns |
| address setup time before beginning of WE (16 X 2) | ^T AS | | 2) | ALL | ٢ | | | ris |
| Write operation, address setup time before beginning of WE (32 X 1) | ^T ast | | 2/ | All | 2 | | | ns |
| Write operation, address hold time after end of WE (16 X 2) | TAH | | 2/ | All | | 2 | | ns |
| Write operation, address hold time after end of WE (32 X 1) | ^T AHT | | 2/ | All | | 2 | | ns |
| Write operation, DIN setup time before end of WE (16 X 2) | T _{DS} | | 9/ | All | 4 | | | ns |
| Write operation, DIN setup time before end of WE (32 X 1) | ^T DST | | 2/ | All | 5 | | | ns |
| Write operation, DIN hold time after end of WE | ^T DHT | | 2/ | All | | 2 | | ns |
| See footnotes at end | of table. | | | | | | | |
| | STANDAR | | SIZE A | | | | 59 | 62-9225 |
| DEFENSE ELEC | CIRCUIT D TRONICS: ON, OHIO | SUPPLY CENTER | | REVISIO | N LEVEL B | | SHEE | 13 |

DESC FORM 193A JUL 94

9004708 0016107 199 🖿

TABLE I. <u>Electrical Performance Characteristics</u> - continued. Test Symbol Conditions Group A Device Limits Unit 4.5 V \leq V_{CC} \leq 5.5 V -55°C \leq T_C \leq +125°C unless otherwise specified subgroups type Min Max IOB SWITCHING CHARACTERISTICS Input propagation See figures 4 and 5 PID 6/ 01,02 4 ns delay, pad to as applicable. 11, 12 10/11/ 03 3 Input propagation T_{PLI} 3/ 01 13 ns delay, pad to I1, I2, via 02 8 transparent latch (fast) 7 Input propagation T_{PDLI} 3/ 01 30 ns delay, pad to I1, I2, via 26 transparent latch (with delay) กร 24 Input propagation TIKRI 3/ 01 8.5 ns delay, clock (IK) to I1, I2, 02 8 (flip-flop) 03 7 Input propagation TIKLI 3/ 01 9 ns delay, clock (IK) to I1, I2, 02 8 (latch enable) 03 7 Setup time, See figures 4 and 5 TPICK <u>3</u>/ 9 01 ns pad to clock as applicable. (IK), fast 10/ 11/ 12/ 7 03 6 Setup time, TPICKD <u>3</u>/ 01 35 ns pad to clock (IK), with delay 02 25 03 24 Hold time. TIKPI 3/ All 1 ns pad to clock (IK), fast Hold time, TIKPID <u>3</u>/ ALL negative ns pad to clock (IK), with delay Output propagation See figures 4 and 5 TOKPOF 3/ 01 11 ns delay clock (OK) as applicable. to pad, (fast) 10 11/ 02 7.5 03 7 Output propagation TOKPOS 01 3/ 16 ns delay clock (OK) to pad, (slew 02 11.5 rate limited) 10 See footnotes at end of table. SIZE Α STANDARD 5962-92252 **MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 В 14

DESC FORM 193A

JUL 94

9004708 0016108 025 **=**

 ${\sf TABLE\ I.\ \underline{Electrical\ Performance\ Characteristics}\ -\ continued.}$

| Test | Symbol | Conditions $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ | Group A subgroups | Device type | Li | mí ts | Unit |
|---|--------------------------------------|--|----------------------|----------------|-------------|-------|------|
| | | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified | `` | -7,50 | Min | Max | 1 |
| IOB SWITCHING CHARAC | TERISTICS | - continued | | | • | | |
| Output propagation delay output (0) | TOPF | See figures 4 and 5 | <u>3</u> / | 01 | | 10 | ns |
| to pad (fast) | | as applicable. | | 02 | | 9 | |
| | | 10/ 11/ | | 03 | | 7 | |
| Output propagation delay output (0) | T _{OPS} | | 6/ | 01 | | 15 | ns |
| to pad (slew rate limited) | | | | 02 | | 13 | 1 |
| rate timited) | | | | 03 | | 10 | 1 |
| Output propagation delay 3-state to | TTSHZF | | <u>3</u> / | 01 | | 10 | ns |
| pad begin hi-Z (fast) | | | | 02 | | 9 | 1 |
| (IdSt) | | | | 03 | | 7 | 1 |
| Output propagation delay 3-state to | TTSONF | | <u>3</u> / | 01 | | 15 | ns |
| pad active and valid (fast) | | | | 02 | | 13 | 1 |
| vaciu (last) | : | [| | 03 | | 10 | |
| Output propagation delay 3-state to | TTSONS | s | 3/ | 01 | | 20 | ns |
| pad active and valid (slew | | | | 02 | | 17 | |
| rate limited) | | | | 03 | | 13 | |
| Setup time, output (0) to | TOOK | | <u>3</u> / | 01 | 13 | | ns |
| clock (OK) | | | | 02 | 8 | | 1 |
| | | | | 03 | 6 | | 1 |
| Hold time, output (O) to clock (OK) | токо | | 3/ | All | | 0 | ns |
| Clock high or low | T _{CH} / T _{CL} | | 3/ | 01 | 6 | | ns |
| Cime | 'CL | | | 02 | 5 | | 1 |
| | | | | 03 | 4.5 | | 1 |
| Global set/reset delay from GSR | T _{RRI} | | <u>3</u> / | 01 | | 20 | ns |
| net through Q to | | | | 02 | | 14.5 | 1 |
| 11, 16 | | | | 03 | | 13.5 | 1 |
| Global set/reset delay from GSR | TRPO | ĺ | <u>3</u> / | 01 | - | 23 | ns |
| net to pad | | | ļ | 02 | | 18 | |
| | | | | 03 | | 17 | 1 |

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SP62-92252

REVISION LEVEL
B

SHEET
15

DESC FORM 193A

JUL 94

■ 9004708 0016109 T61 **■**

TABLE I. Electrical Performance Characteristics - continued.

| Test | Test Symbol Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C | Group A subgroups | | Limits | | Unit | |
|-------------------------------|--|---|----|--------|-----|------|----|
| | | -55°C ≤ T _C ≤ +125°C unless otherwise specified | | | Min | Max |] |
| Global set/reset GSR width | TMRW | See figures 4 and 5 as applicable. 10/ 11/ | 3/ | 01,02 | 21 | | ns |
| don Bracil | | as appricable. 10/ 11/ | | 03 | 18 | | 1 |

- 1/ With 50 percent of the outputs simultaneously sinking 4 mA.
- 2/ 1 CLB driving 3 local interconnects - - - - - - - 0.30 mW/MHz max. at 50 MHz max. 1 device output with a 50 pF load - - - - - - 1.20 mW/MHz max. at 50 MHz max. 1 global clock buffer and line - - - - - - 3.20 mW/MHz max. at 50 MHz max. 1 half longline without driver - - - - - - - - - 0.30 mW/MHz max. at 50 MHz max.
- 3/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly.
- With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- 5/ These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (T_{PID}) and output delay (TOPF or TOPS).
- Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1} t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- \underline{U} Benchmark patterns (t_{B1} t_{B13}) are used to determine compliance of this parameter.
- 8/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 9/ Vaules indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 10/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew-rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 11/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 12/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A


5962-92252

REVISION LEVEL
B
SHEET
16

DESC FORM 193A

JUL 94

9004708 0016110 783



NOTE:


 Package has top marking on lid side, therefore, pin out goes counterclockwise when device is mounted with lid in up position.

FIGURE 1. Case outline.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|--------------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 17 |

DESC FORM 193A JUL 94

9004708 0016111 617



NOTE:

 Package has top marking on non-lid side, therefore, pin out goes clockwise when device is mounted with lid in down position.

FIGURE 1. <u>Case outline</u> - Continued.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 18 |

DESC FORM 193A

JUL 94

= 9004708 0016112 556 **=**

Cases Y and Z

| Inches | mm | Inches | mm | 1 |
|--------|------|--------|-------|-----|
| .001 | 0.02 | .035 | 0.89 | |
| .002 | 0.05 | .040 | 1.02 | į |
| .005 | 0.13 | .043 | 1.09 | - |
| .006 | 0.15 | .086 | 2.18 | l |
| .007 | 0.18 | .115 | 2.92 | i |
| .008 | 0.20 | .695 | 17.65 | |
| .010 | 0.25 | .845 | 21.46 | |
| .0175 | 0.44 | 1.130 | 28.70 | |
| .020 | 0.51 | 1.290 | 32.77 | |
| .021 | 0.53 | 1.500 | 38.10 | |
| .025 | 0.64 | 2.300 | 58.42 | - 1 |
| .030 | 0.76 | 2.500 | 63.50 | - 1 |

NOTE: The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

5962-92252

REVISION LEVEL
B

SHEET
19

DESC FORM 193A JUL 94

= 9004708 0016113 492 ==

Case outline X

| Device type | All | Device type | All | Device type | All |
|---|---|---|---|--|---|
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B16 B16 B17 B17 B18 B18 B18 B19 B19 B19 B19 B19 B19 B19 B19 B19 B19 | I/O (A17) I/O I/O (TCK) NC I/O (TMS) I/O I/O I/O I/O I/O I/O I/O I/O I/O NC I/O | C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 D1 D2 D3 D14 D15 D16 E1 E2 E3 E14 E15 E16 F1 | I/O (A13) I/O VCC GND I/O | F15 F16 G1 G2 G3 G14 G15 G16 H1 H2 H3 H14 H15 J1 J2 J3 J14 J15 J16 | I/O |

NC = NO CONNECT

FIGURE 2. <u>Terminal connections</u>.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 20 |

DESC FORM 193A JUL 94

9004708 0016114 329

Case outline X - Continued.

| Device type | All | Device type | ALL | Device type | All |
|---|---|---|--|--------------------------|-------------------------------|
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| K1 K2 K14 K15 K16 L1 L15 L16 M1 M15 M17 M17 M17 M17 M17 M17 M18 M17 M18 M18 M18 M19 M19 M19 M19 M19 M19 M19 M19 M19 M19 | I/O I/O (A5) I/O (A4) I/O I/O I/O I/O I/O I/O I/O I/O I/O GND GND I/O I/O NC I/O I/O NC I/O I/O I/O I/O NC I/O I/O I/O I/O I/O I/O I/O NC I/O | P11 P12 P13 P14 P15 P16 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T8 T9 T10 T11 | GND 1/0 VCC GND 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 NC 1/0 1/0 VCC 1/0 1/0 NC 1/0 I/0 I/0 I/0 I/0 I/0 I/0 I/0 I/0 I/0 I | T13 T14 T15 T16 | I/O (D6) PGCK3 (I/O) I/O (D7) |

NC = NO CONNECT

FIGURE 2. <u>Terminal connections</u> - Continued.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|--------------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 21 |

DESC FORM 193A

JUL 94

9004708 0016115 265

Case outlines Y and Z

| Device type | All | Device type | ALL | Device type | All |
|--|--|--|--|--|--|
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| 1 2 3 4 5 6 7 8 9 10 111 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 | GND PGCK1 (A16, I/O) I/O (A17) I/O I/O NC I/O (TDI) I/O (TCK) NC GND I/O | 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 | I/O GND NC I/O I/O I/O I/O I/O I/O NC I/O SGCK2 (I/O) M1 GND M0 VCC M2 PGCK2 (I/O) I/O (HDC) I/O | 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 | I/O I/O I/O I/O I/O I/O I/O I/O (ERR, INIT) V _{CC} GND I/O |

NC = NO CONNECT

FIGURE 2. <u>Terminal connections</u> - Continued.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-----------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 22 |

DESC FORM 193A

JUL 94

■ 9004708 0016116 1T1 ■

Case outlines Y and Z - Continued.

| Device type | All | Device type | All | Device type | All |
|---|---|---|--|---|---|
| Terminal number | Terminal · symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 | I/O (D7) PGCK3 (I/O) I/O NC I/O (D6) I/O (D6) I/O NC' NC GND I/O (D5) I/O (CSO) I/O I/O (D4) I/O (D4) I/O (D3) I/O (RS) I/O (D2) I/O (D2) I/O | 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 137 | I/O GND NC I/O (D1) I/O (RCLK-BUSY/RDY) I/O NC I/O I/O (D0, DIN) SGCK4 (DOUT,I/O) CCLK VCC TDO GND I/O (A0, WS) PGCK4, (A1, I/O) I/O NC I/O NC I/O NC I/O NC I/O I/O (CS1, A2) I/O (A3) NC NC GND I/O (A4) | 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 | I/O (A5) I/O I/O I/O (A6) I/O (A7) GND V _{CC} I/O (A8) I/O (A9) I/O I/O (A10) I/O (A11) I/O GND NC NC NC I/O (A12) I/O (A13) NC I/O (A14) SGCK1 (A15, I/O) V _{CC} |

NC = NO CONNECT


FIGURE 2. <u>Terminal connections</u> - Continued.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-----------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 23 |


DESC FORM 193A

JUL 94

■ 9004708 0016117 038 **■**



Powered by ICminer.com Electronic-Library Service CopyRight 2003



fast carry logic in each CLB CLB function generator used as read/write memory cells COUT LOGIC FUNCTION OF G1-G4 A1 G4 G3 SUM 1 WE GZ 81 G1 CARRY LOGIC DATA IN HRITE G' 64. 63-CIN 1 -FUNCTION GENERATOR H WRITE F CARRY LOGIC GZ-M 16×2 LOGIC FUNCTION OF F1-F4 SUM 0 80 F2 AD FI-DATA F4: IN F3. FUNCTION GENERATOR H CONFIGURATION MEMORY BIT FZ


FIGURE 3. Logic block diagram - Continued.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-----------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 26 |

DESC FORM 193A

JUL 94

9004708 0016120 622 **=**



DESC FORM 193A

JUL 94

= 9004708 0016121 569 **=**





FIGURE 4. <u>Timing diagrams and switching characteristics</u>.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 28 |

DESC FORM 193A


JUL 94

9004708 0016122 4T5 🖿



JUL 94 9004708 0016123 331 **...**





NOTE: t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with $V_{IN} = 0.0 \text{ V}$ for three-state to active high, and $V_{IN} = V_{CC}$ for three-state to active low. See figure 5, circuit B herein for circuit used.


FIGURE 4. Timing diagram and switching characteristics - Continued.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 30 |

DESC FORM 193A

JUL 94

9004708 0016124 278 📟



DESC FORM 193A JUL 94

9004708 0016125 104

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = \pm 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

| Line no. | Test requirements | Subgroups (in accordance with MIL-STD-883, method 5005, table 1) Device | Subgro (in accorda MIL-PRF-38535 | nce with |
|-------------|---|--|--|-----------------------------------|
| | | class M | class Q | class V |
| 1 | Interim electrical parameters (see 4.2) | | 1,7,9 | 1,7,9 |
| 2 | Static burn-in (method 1015) | Required | Required | Required |
| 3 | Same as line 1 | | | 1* Δ |
| 4 | Dynamic burn-in (method 1015) | Not required | Not required | Not required |
| 5 | Final electrical parameters | 1*,2,3,7*, 8A,8B,9,10, 11 | 1*,2,3,7*, 8A,8B,9,10, 11 | 1*,2,3,7*, 8A,8B,9, 10,11 |
| 6 | Group A test requirements | 1,2,3,4**,7, 8A,8B,9,10, 11 | 1,2,3,4**,7, 8A,8B,9,10, 11 | 1,2,3,4**,7, 8A,8B,9,10, 11 |
| 7 | Group C end-point electrical parameters | 2,3,7, 8A,8B | 1,2,3,7, 8A,8B | 1,2,3,7, 8A,8B,9, 10,11 Δ |
| 8 | Group D end-point electrical parameters | 2,3, 8A,8B | 2,3, 8A,8B | 2,3, 8A,8B |
| 9 | Group E end-point electrical parameters | 1,7,9 | 1,7,9 | 1,7,9 |

1/ Blank spaces indicate tests are not applicable.

 $\overline{2}$ / Any or all subgroups may be combined when using high-speed testers.

3/ Subgroups 7 and 8 functional tests shall verify the functionality of the device.

4/ * indicates PDA applies to subgroup 1 and 7.

/ ** see 4.4.1e.

6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

7/ See 4.4.1d.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-92252 |
|--|------------------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 32 |

DESC FORM 193A

JUL 94

| 9004708 0016126 040 🖿

TABLE IIB. Delta limits at +25°C.

| Parameter <u>1</u> / | Device types |
|--------------------------|--------------|
| | ALL |
| I _{CCO} standby | ±1 mA |
| IIL | ±1 μA |
| IOL | ±100 μA |

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
- 4.5 <u>Delta measurements for device classes V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-PRF-38535 for device classes Q and V.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SP62-92252

REVISION LEVEL
B

SHEET
33

DESC FORM 193A

JUL 94

■ 9004708 0016127 T87 🖿

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-STD-1331, and as follows: +5.0 V SUPPLY VOLTAGE V_{CC} GND GROUND CCLK CONFIGURATION CLOCK DONE DONE PROGRAM **PROGRAM** RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin. RCLK READ CLOCK MODE 0 М1 MODE 1 M2 MODE 2 TDQ TEST DATA OUTPUT TDI TEST DATA IN TCK TEST CLOCK TMS TEST MODE SELECT HDC HIGH DURING CONFIGURATION LDC LOW DURING CONFIGURATION INIT INIT PGCK1-PGCK4 PRIMARY GLOBAL INPUTS CSO CHIP SELECT, WRITE CS1 CHIP SELECT, WRITE WS WRITE STROBE RS READ STROBE A0-A17 **ADDRESS** D0-D7 DATA DIN DATA INPUT

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

DATA OUTPUT

INPUT/OUTPUT

6.5.2 Waveforms.

DOUT

1/0

| Waveform symbol | Input | Output | | |
|--------------------|---------------------------------------|----------------------------|--|--|
| | MUST BE VALID | WILL BE VALID | | |
| | CHANGE FROM H TO L | WILL CHANGE FROM H TO L | | |
| | CHANGE FROM L TO H | WILL CHANGE FROM L TO H | | |
| XXXXXX | DON'T CARE ANY CHANGE PERMITTED | CHANGING STATE UNKNOWN | | |
| | | HIGH IMPEDANCE | | |

| STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-92252 |
|---|------------------|---------------------|-------------|
| | | REVISION LEVEL B | SHEET 34 |

DESC FORM 193A

JUL 94

9004708 0016128 913

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-PRF-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique part numbers. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

| Military documentation format | Example PIN <u>under new system</u> | Manufacturing source listing | Document <u>listing</u> |
|--|--|---------------------------------|----------------------------|
| New MIL-H-38534 Standard Microcircuit Drawings | 5962-XXXXXZZ(H or K)YY | QML-38534 | MIL-BUL-103 |
| New MIL-PRF-38535 Standard Microcircuit Drawings | 5962-XXXXXZZ(Q or V)YY | QML-38535 | MIL-BUL-103 |
| New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings | 5962-XXXXXZZ(M)YY | MIL-BUL-103 | MIL-BUL-103 |

6.7 Additional operating data.

BUFFER SWITCHING CHARACTERISTICS

| Test | C) —bol | Conditions | | . | | | |
|--|------------------|--|----------------------|----------------|--------------------|---------|------|
| rest | Symbol | Conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified | Group A subgroups | Device type | <u>Limi</u> Min | Max | Unit |
| TBUF driving a horizontal Longline (L.L.) I to L.L. while T is low | T ₁₀₁ | See note. | N/A | 01,02 03 | | 10 7 | ns |
| (buffer active) TBUF driving a horizontal Longline (L.L.) I going | T ₁₀₂ | | N/A | 01,02 | | 10.5 | ns |
| low to L.L. going from resistive pull up high to active low, (TBUF configured as open drain | | | | 03 | | 7.5 | |
| T going low to L.L. active and valid | TON | | N/A | 01.02 | | 12 | ns |
| | | | <u> </u> | 03 | | 10 | |
| T to L.L. inactive | TOFF | | N/A | 01,02 03 | | 3 2 | ns |
| T going high to L.L. (inactive) with single | T _{PUS} | | N/A | 01,02 | | 26 | ns |
| pull-up_resistor | | | ļ | 03 | | 22 | |
| T going high to L.L. (inactive) with pair | T _{PUF} | | N/A | 01,02 | | 12 | ns |
| of pull-up resistors | 71 | | | 03 | | 10 | |

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

6.8 Sources of supply.

- 6.8.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.8.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

| STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-92252 |
|---|------------------|---------------------|-----------------|
| | | REVISION LEVEL B | SHEET 35 |

DESC FORM 193A

JUL 94

■ 9004708 0016129 85T **■**