## HEF4067B

## 16-channel analog multiplexer/demultiplexer

Rev. 6 - 16 November 2011
Product data sheet

## 1. General description

The HEF4067B is a 16-channel analog multiplexer/demultiplexer with four address inputs (A0 to A3), an active LOW enable input (E), sixteen independent inputs/outputs (Y0 to Y15) and a common input/output (Z). The device contains sixteen bidirectional analog switches, each with one side connected to an independent input/output (Y0 to Y15) and the other side connected to the common input/output (Z). With $\overline{\mathrm{E}}$ LOW, one of the sixteen switches is selected (low-impedance ON-state) by AO to A3. All unselected switches are in the high-impedance OFF-state. With $\overline{\mathrm{E}}$ HIGH all switches are in the high-impedance OFF-state, independent of A0 to A3. The analog inputs/outputs (Y0 to Y15 and Z) can swing between $V_{D D}$ as a positive limit and $V_{S S}$ as a negative limit. $V_{D D}$ to $V_{S S}$ may not exceed 15 V .

## 2. Features and benefits

- Fully static operation
- $5 \mathrm{~V}, 10 \mathrm{~V}$, and 15 V parametric ratings

■ Standardized symmetrical output characteristics

- Specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Complies with JEDEC standard JESD 13-B


## 3. Applications

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating


## 4. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Temperature range | Name | Description | Version |
| HEF4067BP | $-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DIP24 | plastic dual in-line package; 24 leads (600 mil) | SOT101-1 |
| HEF4067BT | $-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ | SO24 | plastic small outline package; 24 leads; body width 7.5 mm | SOT137-1 |

## 5. Functional diagram



Fig 1. Functional diagram


Fig 2. Schematic diagram (one switch)


Fig 3. Logic diagram

## 6. Pinning information

### 6.1 Pinning

| Z 1 | HEF4067B | $24 \mathrm{~V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: |
| Y7 2 |  | 23 Y8 |
| Y6 3 |  | 22 Y 9 |
| Y5 4 |  | 21 Y 10 |
| Y4 5 |  | 20 Y 11 |
| Y3 6 |  | 19 Y 12 |
| Y2 7 |  | 18 Y13 |
| Y1 8 |  | 17 Y 14 |
| Y0 9 |  | 16 Y15 |
| A0 10 |  | 15 E |
| A1 11 |  | 14 A2 |
| $\mathrm{V}_{\text {SS }} 12$ |  | 13 A3 |
|  | 001 aag |  |

Fig 4. Pin configuration

### 6.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| $Z$ | 1 | common input/output |
| Y0 to Y15 | $9,8,7,6,5,4,3,2,23,22,21,20,19,18,17,16$ | independent input/output |
| $A 0$ to A3 | $10,11,14,13$ | address input |
| $V_{S S}$ | 12 | ground ( 0 V ) |
| $\bar{E}$ | 15 | enable input (active LOW) |
| $V_{D D}$ | 24 | supply voltage |

## 7. Functional description

Table 3. Function table[1]

| Control | Address |  |  |  | Channel ON |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{E}}$ | A3 | A2 | A1 | A0 |  |
| L | L | L | L | L | $\mathrm{YO}=\mathrm{Z}$ |
| L | L | L | L | H | $\mathrm{Y} 1=\mathrm{Z}$ |
| L | L | L | H | L | Y2 $=\mathrm{Z}$ |
| L | L | L | H | H | $Y 3=Z$ |
| L | L | H | L | L | $\mathrm{Y} 4=\mathrm{Z}$ |
| L | L | H | L | H | $Y 5=Z$ |
| L | L | H | H | L | $\mathrm{Y} 6=\mathrm{Z}$ |
| L | L | H | H | H | $\mathrm{Y} 7=\mathrm{Z}$ |
| L | H | L | L | L | $Y 8=Z$ |
| L | H | L | L | H | $Y 9=Z$ |
| L | H | L | H | L | $\mathrm{Y} 10=\mathrm{Z}$ |
| L | H | L | H | H | $\mathrm{Y} 11=\mathrm{Z}$ |
| L | H | H | L | L | $\mathrm{Y} 12=\mathrm{Z}$ |
| L | H | H | L | H | $\mathrm{Y} 13=\mathrm{Z}$ |
| L | H | H | H | L | $\mathrm{Y} 14=\mathrm{Z}$ |
| L | H | H | H | H | $\mathrm{Y} 15=\mathrm{Z}$ |
| H | X | X | X | X | none |

[1] $\mathrm{H}=$ HIGH voltage level; $\mathrm{L}=$ LOW voltage level; $\mathrm{X}=$ don't care.

## 8. Limiting values

Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{S S}=0 \mathrm{~V}$ (ground).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | -0.5 | +18 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | input clamping current | pins An and $\overline{\mathrm{E}} ;$ <br> $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | - | $\pm 10$ | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage |  | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{/ / \mathrm{O}}$ | input/output current | $\underline{[1]}$ |  | $\pm 10$ | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | - | 50 | mA |  |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

Table 4. Limiting values ...continued In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{S S}=0 \mathrm{~V}$ (ground).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $P_{\text {tot }}$ | total power dissipation | $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | DIP24 | $\underline{[2]}-$ | 750 | mW |
|  |  | SO24 | $\underline{[3]}-$ | 500 | mW |
| $P$ | power dissipation | per output | - | 100 | mW |

[1] To avoid drawing $\mathrm{V}_{\mathrm{DD}}$ current out of terminal Z , when switch current flows into terminals Yn , the voltage drop across the bidirectional switch must not exceed 0.4 V . If the switch current flows into terminal $Z$, no $\mathrm{V}_{\mathrm{DD}}$ current will flow out of terminals Yn , in this case there is no limit for the voltage drop across the switch, but the voltages at $Y$ and $Z$ may not exceed $V_{D D}$ or $V_{S S}$.
[2] For DIP24 packages: above $T_{a m b}=70^{\circ} \mathrm{C}, \mathrm{P}_{\text {tot }}$ derates linearly at $12 \mathrm{~mW} / \mathrm{K}$.
[3] For SO24 packages: above $\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}, \mathrm{P}_{\text {tot }}$ derates linearly at $8 \mathrm{~mW} / \mathrm{K}$.

## 9. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | 3 | - | 15 | V |
| $\mathrm{~V}_{1}$ | input voltage |  | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{amb}}$ | ambient temperature | in free air | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | input transition rise and fall rate | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 3.75 | $\mu \mathrm{~s} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | - | - | 0.5 | $\mu \mathrm{~s} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ | - | - | 0.08 | $\mu \mathrm{~s} / \mathrm{V}$ |

## 10. Static characteristics

Table 6. Static characteristics
$V_{S S}=0 V ; V_{l}=V_{S S}$ or $V_{D D}$; unless otherwise specified.

| Symbol | Parameter | Conditions | $V_{\text {DD }}$ | $\mathrm{Tamb}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{Tamb}=+85^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | $\left\|\mathrm{l}_{\mathrm{O}}\right\|<1 \mu \mathrm{~A}$ |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ or 4.5 V | 5 V | - | 1 | - | 1 | - | 1 | V |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}$ or 9.0 V | 10 V | - | 2 | - | 2 | - | 2 | V |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}$ or 13.5 V | 15 V | - | 2.5 | - | 2.5 | - | 2.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | $\mid \mathrm{l}_{\mathrm{O}} \mathrm{l}<1 \mu \mathrm{~A}$ |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ or 4.5 V | 5 V | 4 | - | 4 | - | 4 | - | V |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}$ or 9.0 V | 10 V | 8 | - | 8 | - | 8 | - | V |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}$ or 13.5 V | 15 V | 12.5 | - | 12.5 | - | 12.5 | - | V |
| 1 | input leakage current | $\mathrm{V}_{1}=0 \mathrm{~V}$ or 15 V | 15 V | - | $\pm 0.3$ | - | $\pm 0.3$ | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loz | OFF-state output current | output at $\mathrm{V}_{\mathrm{DD}}$ | 15 V | - | 1.6 | - | 1.6 | - | 12.0 |  |
|  |  | output at $\mathrm{V}_{\text {SS }}$ | 15 V | - | -1.6 | - | -1.6 | - | -12.0 | $\mu \mathrm{A}$ |

Table 6. Static characteristics ...continued $V_{S S}=0 V ; V_{I}=V_{S S}$ or $V_{D D}$; unless otherwise specified.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Tamb}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{Tamb}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\text {amb }}=+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{I}_{\text {S(OFF) }}$ | OFF-state leakage current | Z port; all channels OFF; see Figure 5 | 15 V | - | - | - | 1000 | - | - | nA |
|  |  | Yn port; per channel; see Figure 6 | 15 V | - | - | - | 200 | - | - | nA |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | all valid input combinations;$\mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ | 5 V | - | 20 | - | 20 | - | 150 | $\mu \mathrm{A}$ |
|  |  |  | 10 V | - | 40 | - | 40 | - | 300 | $\mu \mathrm{A}$ |
|  |  |  | 15 V | - | 80 | - | 80 | - | 600 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | input capacitance | digital inputs | 15 V | - | - | - | 7.5 | - | - | pF |

### 10.1 Test circuits



Fig 5. Test circuit for measuring OFF-state leakage current $Z$ port


Fig 6. Test circuit for measuring OFF-state leakage current Yn port

### 10.2 On resistance

Table 7. ON resistance
$T_{\text {amb }}=25^{\circ} \mathrm{C}$; $I_{S W}=200 \mu \mathrm{~A} ; V_{S S}=0 \mathrm{~V}$.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{DD}}$ | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ON(peak) }}$ | ON resistance (peak) | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$; see Figure 7 and Figure 8 | 5 V | 350 | 2500 | $\Omega$ |
|  |  |  | 10 V | 80 | 245 | $\Omega$ |
|  |  |  | 15 V | 60 | 175 | $\Omega$ |
| RON(rail) | ON resistance (rail) | $\mathrm{V}_{1}=0 \mathrm{~V}$; see Figure 7 and Figure 8 | 5 V | 115 | 340 | $\Omega$ |
|  |  |  | 10 V | 50 | 160 | $\Omega$ |
|  |  |  | 15 V | 40 | 115 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$; see Figure 7 and Figure 8 | 5 V | 120 | 365 | $\Omega$ |
|  |  |  | 10 V | 65 | 200 | $\Omega$ |
|  |  |  | 15 V | 50 | 155 | $\Omega$ |
| $\Delta \mathrm{R}_{\text {ON }}$ | ON resistance mismatch between channels | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$; see Figure 7 | 5 V | 25 | - | $\Omega$ |
|  |  |  | 10 V | 10 | - | $\Omega$ |
|  |  |  | 15 V | 5 | - | $\Omega$ |

### 10.2.1 On resistance waveform and test circuit


$\mathrm{R}_{\mathrm{ON}}=\mathrm{V}_{\mathrm{SW}} / \mathrm{I}_{\mathrm{SW}}$.
Fig 7. Test circuit for measuring $\mathrm{R}_{\mathrm{ON}}$

$\mathrm{I}_{\text {is }}=200 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Fig 8. Typical $\mathrm{R}_{\mathrm{ON}}$ as a function of input voltage

## 11. Dynamic characteristics

Table 8. Dynamic characteristics
$T_{\text {amb }}=25^{\circ} \mathrm{C}$; $V_{\text {SS }}=0 \mathrm{~V}$; for test circuit see Figure 12

| Symbol | Parameter | Conditions | $V_{\text {DD }}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PHL}}$ | HIGH to LOW propagation delay | Yn, Z to $\mathrm{Z}, \mathrm{Yn}$; see $\underline{\text { Figure } 9}$ | 5 V | - | 30 | 60 | ns |
|  |  |  | 10 V | - | 15 | 25 | ns |
|  |  |  | 15 V | - | 10 | 20 | ns |
|  |  | An to Yn, Z; see Figure 10 | 5 V | - | 190 | 380 | ns |
|  |  |  | 10 V | - | 70 | 145 | ns |
|  |  |  | 15 V | - | 50 | 100 | ns |
| $t_{\text {PLH }}$ | LOW to HIGH propagation delay | Yn, Z to $\mathrm{Z}, \mathrm{Yn}$; see Figure 9 | 5 V | - | 25 | 50 | ns |
|  |  |  | 10 V | - | 10 | 20 | ns |
|  |  |  | 15 V | - | 10 | 20 | ns |
|  |  | An to Yn, Z ; see Figure 10 | 5 V | - | 175 | 345 | ns |
|  |  |  | 10 V | - | 70 | 140 | ns |
|  |  |  | 15 V | - | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | HIGH to OFF-state propagation delay | $\overline{\mathrm{E}}$ to Yn, Z; see Figure 11 | 5 V | - | 195 | 385 | ns |
|  |  |  | 10 V | - | 140 | 280 | ns |
|  |  |  | 15 V | - | 130 | 260 | ns |
| $\mathrm{t}_{\text {PLZ }}$ | LOW to OFF-state propagation delay | $\overline{\mathrm{E}}$ to $\mathrm{Yn}, \mathrm{Z}$; see Figure 11 | 5 V | - | 215 | 435 | ns |
|  |  |  | 10 V | - | 180 | 355 | ns |
|  |  |  | 15 V | - | 170 | 340 | ns |
| $t_{\text {Pzu }}$ | OFF-state to HIGH propagation delay | $\overline{\mathrm{E}}$ to Yn, Z; see Figure 11 | 5 V | - | 155 | 315 | ns |
|  |  |  | 10 V | - | 70 | 135 | ns |
|  |  | $\overline{\mathrm{E}}$ to Yn, Z; see Figure 11 | 15 V | - | 50 | 100 | ns |
| $t_{\text {PZL }}$ | OFF-state to LOW propagation delay |  | 5 V | - | 170 | 340 | ns |
|  |  |  | 10 V | - | 70 | 140 | ns |
|  |  |  | 15 V | - | 50 | 100 | ns |

### 11.1 Waveforms and test circuit



Measurement points are given in Table 9.
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are typical output voltage levels that occur with the output load.

Fig 9. $Y n, Z$ to $Z, Y n$ propagation delays


Measurement points are given in Table 9.

Fig 10. Sn to $\mathrm{Yn}, \mathrm{Z}$ propagation delays


Measurement points are shown in Table 9.
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are typical output voltage levels that occur with the output load.
Fig 11. Enable and disable times

Table 9. Measurement points

| Supply voltage | Input | Output |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{V}_{\mathbf{M}}$ | $\mathbf{V}_{\mathbf{I}}$ | $\mathbf{V}_{\mathbf{M}}$ | $\mathbf{V}_{\mathbf{X}}$ | $\mathbf{V}_{\mathbf{Y}}$ |
| 5 V to 15 V | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | GND to $\mathrm{V}_{\mathrm{DD}}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | $10 \%$ | $90 \%$ |



Test data is given in Table 10.
Definitions test circuit:
$R_{T}=$ termination resistance should be equal to output impedance $Z_{o}$ of the pulse generator
$C_{L}=$ load capacitance including jig and probe capacitance
$\mathrm{R}_{\mathrm{L}}=$ load resistor
S1 = test selection switch
Fig 12. Test circuit for measuring switching times

Table 10. Test data

| Input |  |  |  | Load |  | S1 position |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Yn, Z | An and $\overline{\mathrm{E}}$ | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathrm{L}}$ | $\mathrm{t}_{\text {PHL }}{ }^{\text {[1] }}$ | $\mathbf{t P L H}$ | $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PHZ }}$ | $\mathrm{t}_{\text {PLL }}, \mathrm{t}_{\text {PLZ }}$ | other |
| $V_{D D}$ or $V_{S S}$ | $V_{\text {DD }}$ or $V_{\text {SS }}$ | $\leq 20 \mathrm{~ns}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | 50 pF | $10 \mathrm{k} \Omega$ | $V_{\text {DD }}$ or $V_{S S}$ | $V_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{SS}}$ |

[1] For $Y n$ to $Z$ or $Z$ to $Y n$ propagation delays use $V_{S S}$. For $A n$ or to $Y n$ or $Z$ propagation delays use $V_{D D}$.

### 11.2 Additional dynamic parameters

Table 11. Additional dynamic characteristics
$V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{DD}}$ |  | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THD | total harmonic distortion | see Figure 13; $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$; channel $O N ; V_{I}=0.5 V_{D D}(p-p) ;$ $\mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$ | 5 V | [1] | 0.25 | - | \% |
|  |  |  | 10 V | [1] | 0.04 | - | \% |
|  |  |  | 15 V | [1] | 0.04 | - | \% |
| $\mathrm{f}_{(-3 \mathrm{~dB})}$ | -3 dB frequency response | see Figure 14; $R_{L}=1 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; channel $\mathrm{ON} ; \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}_{\mathrm{DD}}(\mathrm{p}-\mathrm{p})$ | 5 V | [1] | 13 | - | MHz |
|  |  |  | 10 V |  | 40 | - | MHz |
|  |  |  | 15 V |  | 70 | - | MHz |
| $\alpha_{\text {iso }}$ | isolation (OFF-state) | $\begin{aligned} & \text { see Figure } 15 ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text {; } \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { channel } \mathrm{OFF} ; \\ & \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}_{\mathrm{DD}}(\mathrm{p}-\mathrm{p}) \end{aligned}$ | 10 V | [1] |  | - | dB |
| $\mathrm{V}_{\text {ct }}$ | crosstalk voltage | digital inputs to switch; see Figure 16; $\underline{R}_{L}=10 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$; <br> $\overline{\mathrm{E}}$ or $\mathrm{An}=\mathrm{V}_{\mathrm{DD}}$ (square-wave) | 10 V |  | 50 | - | mV |
| Xtalk | crosstalk | between switches; see Figure 17; $\begin{aligned} & \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega ; \\ & \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}_{\mathrm{DD}}(\mathrm{p}-\mathrm{p}) \end{aligned}$ | 10 V | [1] |  | - | dB |

[1] $f_{i}$ is biased at $0.5 V_{D D} ; V_{I}=0.5 V_{D D}(p-p)$.

Table 12. Dynamic power dissipation $P_{D}$
$P_{D}$ can be calculated from the formulas shown; $V_{S S}=0 \mathrm{~V} ; t_{r}=t_{f} \leq 20 \mathrm{~ns} ; T_{a m b}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | $V_{D D}$ | Typical formula for $P_{D}(\mu W)$ | where: |
| :--- | :--- | :--- | :--- | :--- |
| $P_{D}$ | dynamic power <br> dissipation | 5 V | $P_{D}=1000 \times f_{i}+\Sigma\left(f_{o} \times C_{L}\right) \times V_{D D^{2}}$ | $f_{i}=$ input frequency in $M H z ;$ |
|  | 10 V | $P_{D}=5500 \times f_{i}+\Sigma\left(f_{o} \times C_{L}\right) \times V_{D D^{2}}$ | $f_{0}=$ output frequency in $M H z ;$ |  |
|  | 15 V | $P_{D}=15000 \times f_{i}+\Sigma\left(f_{o} \times C_{L}\right) \times V_{D D^{2}}$ | $C_{L}=$ output load capacitance in pF; |  |
|  |  |  | $V_{D D}=$ supply voltage in $V ;$ |  |
|  |  |  | $\Sigma\left(C_{L} \times f_{0}\right)=$ sum of the outputs. |  |

### 11.2.1 Test circuits



Fig 13. Test circuit for measuring total harmonic distortion


Fig 14. Test circuit for measuring frequency response


Fig 15. Test circuit for measuring isolation (OFF-state)

a. Test circuit

b. Input and output pulse definitions

Fig 16. Test circuit for measuring crosstalk voltage between digital inputs and switch

a. Switch closed condition

b. Switch open condition

Fig 17. Test circuit for measuring crosstalk between switches

## 12. Package outline



Note

1. Plastic or metal protrusions of 0.25 mm ( 0.01 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |

Fig 18. Package outline SOT101-1 (DIP24)


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $\mathrm{z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 15.6 \\ & 15.2 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $8^{\circ}$ |
| inches | 0.1 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{array}{\|l} 0.096 \\ 0.089 \end{array}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.61 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT137-1 | 075E05 | MS-013 |  | $\square$ ¢ | $\begin{array}{r} \hline 9-1227 \\ 03-02-19 \end{array}$ |

Fig 19. Package outline SOT137-1 (SO24)
heF4067B

## 13. Abbreviations

Table 13. Abbreviations

| Acronym | Description |
| :--- | :--- |
| DUT | Device Under Test |

## 14. Revision history

Table 14. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :---: | :--- | :--- | :--- | :--- |
| HEF4067B v.6 | 20111116 | Product data sheet | - | HEF4067B v.5 |
| Modifications: | - Legal pages <br>  <br>  <br>  <br> - Chandated. |  |  |  |
| HEF4067B v.5 | 20100325 | Product data sheet | - | HEF4067B v.4 |
| HEF4067B v.4 | 20100308 | Product data sheet | - | HEF4067B_CNV v.3 |
| HEF4067B_CNV v.3 | 19950101 | Product specification | - | HEF4067B_CNV v.2 |
| HEF4067B_CNV v.2 | 19950101 | Product specification | - | - |

## 15. Legal information

### 15.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

## 16-channel analog multiplexer/demultiplexer

Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 17. Contents

1 General description ..... 1
2 Features and benefits ..... 1
3 Applications ..... 1
4 Ordering information ..... 1
5 Functional diagram ..... 2
6 Pinning information ..... 4
6.1 Pinning ..... 4
6.2 Pin description ..... 4
7 Functional description ..... 5
8 Limiting values ..... 5
9 Recommended operating conditions. ..... 6
10 Static characteristics ..... 6
10.1 Test circuits ..... 7
10.2 On resistance ..... 8
10.2.1 On resistance waveform and test circuit ..... 8
11 Dynamic characteristics ..... 9
11.1 Waveforms and test circuit ..... 10
11.2 Additional dynamic parameters ..... 12
11.2.1 Test circuits ..... 12
12 Package outline ..... 14
13 Abbreviations ..... 16
14 Revision history ..... 16
15 Legal information ..... 17
15.1 Data sheet status ..... 17
15.2 Definitions. ..... 17
15.3 Disclaimers ..... 17
15.4 Trademarks ..... 18
16 Contact information ..... 18
17 Contents ..... 19

