## feATURES

- Smallest Pin Compatible Quad 16-Bit DAC: LTC2604: 16-Bits LTC2614: 14-Bits


## LTC2624: 12-Bits

- Guaranteed 16-Bit Monotonic Over Temperature
- Separate Reference Inputs for each DAC
- Wide 2.5 V to 5.5 V Supply Range
- Low Power Operation: 250 A a per DAC at 3 V
- Individual DAC Power-Down to 1 $\mu \mathrm{A}$, Max
- Ultralow Crosstalk Between DACs $(<5 \mu \mathrm{~V})$
- High Rail-to-Rail Output Drive ( $\pm 15 \mathrm{~mA}$ )
- Double Buffered Digital Inputs
- LTC2604-1/LTC2614-1/LTC2624-1: Power-On Reset to Midscale
- 16-Lead Narrow SSOP Package


## APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment


## DESCRIPTION

The LTC ${ }^{\circledR}$ 2604/LTC2614/LTC2624 are quad 16-,14- and 12 -bit 2.5 V to 5.5 V rail-to-rail voltage output DACs in 16-lead narrow SSOP packages. These parts have separate reference inputs for each DAC. They have built-in high performance output buffers and are guaranteed monotonic.

These parts establish advanced performance standards for output drive, crosstalk and load regulation in singlesupply, voltage output multiples.
The parts use a simple SPI/MICROWIRE ${ }^{\text {TM }}$ compatible 3 -wire serial interface which can be operated at clock rates up to 50 MHz . Daisy-chain capability and a hardware $\overline{C L R}$ function are included.
The LTC2604/LTC2614/LTC2624 incorporate a poweron reset circuit. During power-up, the voltage outputs rise less than 10 mV above zero scale; and after power-up, they stay at zero scale until a valid write and update take place. The power-on reset circuit resets the LTC2604-1/ LTC2614-1/LTC2624-1 to midscale. The voltage outputs stay at midscale until a valid write and update take place.

## BLOCK DIAGRAM



Differential Nonlinearity (LTC2604)

absolute maximum ratings
(Note 1)
Any Pin to GND .......................................... -0.3 V to 6V
Any Pin to $\mathrm{V}_{\mathrm{CC}}$ .......................................... -6V to 0.3V
Maximum Junction Temperature ......................... $125^{\circ} \mathrm{C}$
Operating Temperature Range LTC2604C/LTC2614C/LTC2624C .......... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2604C-1/LTC2614C-1/ LTC2624C-1 $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2604I/LTC2614I/LTC2624I .......... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ LTC2604I-1/LTC2614I-1/ LTC2624I-1 $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$

PACKAGE/ORDER INFORMATION

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| ORDER PAR | T NUMBER | GN PART | MARKING |
| LTC2604CGN | LTC2614IGN | 2604 | 26141 |
| LTC2604CGN-1 | LTC2614IGN-1 | 26041 | 261411 |
| LTC2604IGN | LTC2624CGN | 2604I | 2624 |
| LTC2604IGN-1 | LTC2624CGN-1 | 260411 | 26241 |
| LTC2614CGN | LTC2624IGN | 2614 | 26241 |
| LTC2614CGN-1 | LTC2624IGN-1 | 26141 | 262411 |

Order Options Tape and Reel: Add \#TR
Lead Free: Add \#PBF Lead Free Tape and Reel: Add \#TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/
Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRACPL GARACTERISTICS The e denotes specifications which apply over the full operating

 temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. REF $A=R E F B=R E F C=R E F D=4.096 \mathrm{~V}\left(V_{C C}=5 \mathrm{~V}\right)$, REF $A=R E F B=$ REF $C=$ REF $D=2.048 \mathrm{~V}\left(V_{C C}=2.5 \mathrm{~V}\right)$, REF LO = OV, $\mathrm{V}_{\text {OUT }}$ unloaded, unless otherwise noted. (Note 10)|  |  | CONDITIONS |  | LTC2624/LTC2624-1 |  | LTC2614/LTC2614-1 |  |  | LTC2604/LTC2604-1 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER |  |  | MIN TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DC Performance |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Resolution |  | $\bullet$ | 12 |  | 14 |  |  | 16 |  |  | Bits |
|  | Monotonicity | (Note 2) | $\bullet$ | 12 |  | 14 |  |  | 16 |  |  | Bits |
| DNL | Differential Nonlinearity | (Note 2) | $\bullet$ |  | $\pm 0.5$ |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB |
| INL | Integral Nonlinearity | (Note 2) | $\bullet$ | $\pm 0.9$ | $\pm 4$ |  | $\pm 4$ | $\pm 16$ |  | $\pm 14$ | $\pm 64$ | LSB |
|  | Load Regulation | $\begin{gathered} \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}=5 \mathrm{~V} \text {, Midscale } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \text { Sourcing } \\ I_{\text {OUT }}=0 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \text { Sinking } \end{gathered}$ | $\bullet$ | $\begin{aligned} & 0.025 \\ & 0.025 \end{aligned}$ | $\begin{aligned} & 0.125 \\ & 0.125 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} / \mathrm{mA} \\ & \mathrm{LSB} / \mathrm{mA} \end{aligned}$ |
|  |  | $\begin{gathered} \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V}, \text { Midscale } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 7.5 \mathrm{~mA} \text { Sourcing } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 7.5 \mathrm{~mA} \text { Sinking } \end{gathered}$ | $\bullet$ | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\mathrm{LSB} / \mathrm{mA}$ $\mathrm{LSB} / \mathrm{mA}$ |
| ZSE | Zero-Scale Error |  | $\bullet$ | 1.5 | 9 |  | 1.5 | 9 |  | 1.5 | 9 | mV |
| $\mathrm{V}_{\text {OS }}$ | Offset Error | (Note 7) | $\bullet$ | $\pm 1.5$ | $\pm 9$ |  | $\pm 1.5$ | $\pm 9$ |  | $\pm 1.5$ | $\pm 9$ | mV |
|  | $V_{0 S}$ Temperature Coefficient |  |  | $\pm 5$ |  |  | $\pm 5$ |  |  | $\pm 5$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| GE | Gain Error |  | $\bullet$ | $\pm 0.1$ | $\pm 0.7$ |  | $\pm 0.1$ | $\pm 0.7$ |  | $\pm 0.1$ | $\pm 0.7$ | \%FSR |
|  | Gain Temperature Coefficient |  |  | $\pm 5$ |  |  | $\pm 5$ |  |  | $\pm 5$ |  | $\mathrm{ppm}^{\circ}{ }^{\circ} \mathrm{C}$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | ---: | ---: | ---: |
| UNITS |  |  |  |  |  |
| PSR | Power Supply Rejection | $V_{C C}=5 \mathrm{~V} \pm 10 \%$ | -80 | $d B$ |  |
|  |  | $V_{C C}=3 \mathrm{~V} \pm 10 \%$ | -80 | $d B$ |  |

## ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating

 temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. REF $A=R E F B=R E F C=R E F D=4.096 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$, REF A $=$ REF $B=$ REF $\mathrm{C}=$ REF $\mathrm{D}=2.048 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}\right)$, REF LO $=\mathrm{OV}, \mathrm{V}_{\text {OUT }}$ unloaded, unless otherwise noted. (Note 10)| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rout | DC Output Impedance | $V_{\text {REF }}=\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$, Midscale; $-15 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 15 \mathrm{~mA}$ <br> $V_{\text {REF }}=\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V}$, Midscale; $-7.5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 7.5 \mathrm{~mA}$ | $\bullet$ |  | $\begin{aligned} & 0.025 \\ & 0.030 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.15 \end{aligned}$ | ת |
|  | DC Crosstalk (Note 4) | Due to Full Scale Output Change (Note 5) Due to Load Current Change Due to Powering Down (per Channel) |  |  | $\begin{gathered} \pm 5 \\ \pm 1 \\ \pm 3.5 \end{gathered}$ |  | $\begin{array}{r} \mu \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mA} \\ \mu \mathrm{~V} \end{array}$ |
| ISC | Short-Circuit Output Current | $V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5.5 \mathrm{~V}$ <br> Code: Zero Scale; Forcing Output to $V_{C C}$ <br> Code: Full Scale; Forcing Output to GND | $\bullet$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 34 \\ & 36 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | mA mA |
|  |  | $V_{C C}=2.5 \mathrm{~V}, V_{\text {REF }}=2.5 \mathrm{~V}$ <br> Code: Zero Scale; Forcing Output to $V_{C C}$ <br> Code: Full Scale; Forcing Output to GND | $\bullet$ | 7.5 7.5 | $\begin{aligned} & 18 \\ & 24 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mA |

## Reference Input

|  | Input Voltage Range |  | $\bullet$ | 0 |  | VCC | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Resistance | Normal Mode | $\bullet$ | 88 | 128 | 160 | $\mathrm{k} \Omega$ |
|  | Capacitance |  |  |  | 14 |  | pF |
| $\underline{\text { IREF }}$ | Reference Current, Power Down Mode | All DACs Powered Down | $\bullet$ |  | 0.001 | 1 | $\mu \mathrm{A}$ |
| Power Supply |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Positive Supply Voltage | For Specified Performance | $\bullet$ | 2.5 |  | 5.5 | V |
| $I_{\text {cc }}$ | Supply Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}(\text { Note 3) } \\ & V_{C C}=3 V \text { (Note 3) } \\ & \text { All DACs Powered Down (Note 3) } V_{C C}=5 \mathrm{~V} \\ & \text { All DACs Powered Down (Note 3) } V_{C C}=3 \mathrm{~V} \\ & \hline \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{gathered} 1.3 \\ 1 \\ 0.35 \\ 0.10 \end{gathered}$ | $\begin{gathered} \hline 2 \\ 1.6 \\ 1 \\ 1 \end{gathered}$ | $m A$ $m A$ $\mu A$ $\mu A$ |

## Digital I/O

| $\mathrm{V}_{\mathrm{IH}}$ | Digital Input High Voltage | $\begin{aligned} & V_{C C}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{C C}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Digital Input Low Voltage | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{C C}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Digital Output High Voltage | Load Current $=-100 \mu \mathrm{~A}$ | - | $V_{\text {CC }}-0.4$ | V |
| $\mathrm{V}_{\text {OL }}$ | Digital Output Low Voltage | Load Current $=+100 \mu \mathrm{~A}$ | $\bullet$ | 0.4 | V |
| ILK | Digital Input Leakage | $\mathrm{V}_{\text {IN }}=$ GND to $\mathrm{V}_{\text {CC }}$ | $\bullet$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\underline{\text { CIN }}$ | Digital Input Capacitance | (Note 6) | $\bullet$ | 8 | pF |



TMIAC CHARFCTERISTICS The e denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. REF $A=R E F B=R E F C=R E F D=4.096 \mathrm{~V}\left(V_{C C}=5 \mathrm{~V}\right)$, REF $A=R E F B=R E F C=$ REF $D=2.048 \mathrm{~V}\left(V_{C C}=2.5 \mathrm{~V}\right)$, REF $L O=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ unloaded, unless otherwise noted. (Note 10)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | SDI Valid to SCK Setup |  | $\bullet$ | 4 |  |  | ns |
| $\mathrm{t}_{2}$ | SDI Valid to SCK Hold |  | $\bullet$ | 4 |  |  | ns |
| $\mathrm{t}_{3}$ | SCK High Time |  | $\bullet$ | 9 |  |  | ns |
| $\mathrm{t}_{4}$ | SCK Low Time |  | $\bullet$ | 9 |  |  | ns |
| $\mathrm{t}_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ |  | $\bullet$ | 10 |  |  | ns |
| $\mathrm{t}_{6}$ | LSB SCK High to $\overline{C S} / L D$ High |  | $\bullet$ | 7 |  |  | ns |
| $\mathrm{t}_{7}$ | $\overline{C S} / L D$ Low to SCK High |  | $\bullet$ | 7 |  |  | ns |
| $\mathrm{t}_{8}$ | SDO Propagation Delay from SCK Falling Edge | $\begin{aligned} & C_{\text {LOAD }}=10 \mathrm{pF} \\ & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  |  | $\begin{aligned} & 20 \\ & 45 \end{aligned}$ | ns <br> ns |
| $\mathrm{tg}_{9}$ | $\overline{\text { CLR Pulse Width }}$ |  | $\bullet$ | 20 |  |  | ns |
| $\mathrm{t}_{10}$ | $\overline{C S} / L D$ High to SCK Positive Edge |  | $\bullet$ | 7 |  |  | ns |
|  | SCK Frequency | 50\% Duty Cycle | $\bullet$ |  |  | 50 | MHz |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: Linearity and monotonicity are defined from code $\mathrm{k}_{\mathrm{L}}$ to code $2^{N}-1$, where $N$ is the resolution and $k_{L}$ is given by $k_{L}=0.016\left(2^{N} / V_{R E F}\right)$, rounded to the nearest whole code. For $V_{\text {REF }}=4.096 \mathrm{~V}$ and $\mathrm{N}=16$, $k_{L}=256$, linearity is defined from code 256 to code 65,535.
Note 3: Digital inputs at OV or $\mathrm{V}_{\mathrm{CC}}$.
Note 4: $D C$ crosstalk is measured with $V_{C C}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$, with the measured DAC at midscale, unless otherwise noted.

Note 5: $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $G N D$ or $\mathrm{V}_{C C}$.
Note 6: Guaranteed by design and not production tested.
Note 7: Inferred from measurement at code 256 (LTC2604), code 64 (LTC2614) or code 16 (LTC2624), and at full scale.
Note 8: $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$. DAC is stepped $1 / 4$ scale to $3 / 4$ scale and $3 / 4$ scale to $1 / 4$ scale. Load is 2 k in parallel with 200 pF to GND.
Note 9: $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$. DAC is stepped 1LSB between half scale and half scale -1 . Load is 2 k in parallel with 200pF to GND.
Note 10: These specifications apply to LTC2604/LTC2604-1, LTC2614/ LTC2614-1, LTC2624/LTC2624-1.

## TYPICAL PGRFORMANCE CHARACTERISTICS

## (LTC2604/LTC2604-1, LTC2614/LTC2614-1, LTC2624/LTC2624-1)



## TYPICAL PGRFORMANCE CHARACTERISTICS

(LTC2604/LTC2604-1, LTC2614/LTC2614-1, LTC2624/LTC2624-1)



2604 G07

Midscale Glitch Impulse


Gain Error vs Temperature


2604 G05


2604 G08

Power-On Reset Glitch



## Large-Signal Settling



Power-On Reset to Midscale


TYPICAL PGRFORMANCE CHARACTERISTICS
(LTC2604/LTC2604-1, LTC2614/LTC2614-1, LTC2624/LTC2624-1)


2604 G12

Hardware $\overline{\text { CLR }}$



2604 G13

Hardware $\overline{\operatorname{CLR}}$ to Midscale


Output Voltage Noise,
0.1 Hz to 10 Hz


Short-Circuit Output Current vs $V_{\text {OUt }}$ (Sinking)


Exiting Power-Down to Midscale


Multiplying Frequency Response


2604 G16


## TYPICAL PGRFORMARCE CHARACTERISTICS (LTC2604/TT2604-1)



Settling to $\pm$ 1LSB

$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$
1/4-SCALE TO 3/4-SCALE STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$
AVERAGE OF 2048 EVENTS

$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$
CODE 512 TO 65535 STEP
AVERAGE OF 2048 EVENTS
SETTLING TO $\pm 1$ LSB

## LTC2604/LTC2614/LTC2624

## TYPICAL PERFORMANCE CHARACTERISTICS

(LTC2614/LTC2614-1)


## PIn functions

GND (Pin 1): Analog Ground.
REF LO (Pin 2): Reference Low. The voltage at this pin sets the zero scale (ZS) voltage of all DACs. This pin can be raised up to 1 V above ground at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ or 100 mV above ground at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$.
REF A, REF B, REF C, REF D (Pins 3, 6, 12, 15): Reference Voltage Inputs for each DAC. REF x sets the full scale voltage of the DACs. $0 V \leq R E F x \leq V_{C C}$.
$V_{\text {OUt a }}$ to $\mathrm{V}_{\text {OUt d }}$ (Pins 4, 5, 13, 14): DAC Analog Voltage Outputs. The output range is from REF LO to REF x.
$\overline{\text { CS/LD }}$ (Pin 7): Serial Interface Chip Select/Load Input. When CS/LD is low, SCK is enabled for shifting data on SDI intothe register. When $\overline{C S} / L D$ is takenhigh, SCK is disabled and the specified command (see Table 1) is executed.

SCK (Pin 8): Serial Interface Clock Input. CMOS and TTL compatible.
SDI (Pin 9): Serial Interface Data Input. Data is applied to SDI for transfer to the device at the rising edge of SCK. The LTC2604/LTC2604-1, LTC2614/LTC2614-1, LTC2624/ LTC2624-1 accept input word lengths of either 24 or 32 bits.

## PIn fUnCTIOnS

SDO (Pin 10): Serial Interface Data Output. The serial output of the shift register appears at the SDO pin. The data transferred to the device via the SDI pin is delayed 32 SCK rising edges before being output at the next falling edge. This pin is used for daisy-chain operation.

CLR (Pin 11): Asynchronous Clear Input. A logic low at this level-triggered input clears all registers and causes
the DAC voltage outputs to drop to OV for the LTC2604/ LTC2614/LTC2624. A logic low at this input sets all registers to midscale code and causes the DAC voltage outputs to go to midscale for the LTC2604-1/LTC2614-1/ LTC2624-1. CMOS and TTL compatible.
$V_{C C}$ (Pin 16): Supply Voltage Input. $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 5.5 \mathrm{~V}$.

## BLOCK DIAGRAM



## TImInG DIAGRAm



Figure 1

## LTC2604/LTC2614/LTC2624

## operation

## Power-On Reset

The LTC2604/LTC2614/LTC2624 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable. The LTC2604-1/ LTC2614-1/LTC2624-1 set the voltage outputs to midscale when power is first applied.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2604/ LTC2614/LTC2624 contain circuitry to reduce the poweron glitch; furthermore, the glitch amplitude can be made arbitrarily small by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5 V in 1 ms , the analog outputs rise less than 10 mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

## Power Supply Sequencing

The voltage at REF (Pins 3, 6, 12 and 15) should be kept within the range $-0.3 \mathrm{~V} \leq \mathrm{REF} x \leq \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at $\mathrm{V}_{\text {CC }}$ (Pin 16) is in transition.

## Transfer Function

The digital-to-analog transfer function is

$$
V_{\text {OUT }}(I D E A L)=\left(\frac{k}{2^{N}}\right)[R E F x-R E F L 0]+\text { REFLO }
$$

where $k$ is the decimal equivalent of the binary DAC input code, $N$ is the resolution and REF $x$ is the voltage at REFA, REF B, REF C and REF D (Pins 3, 6, 12 and 15).

## Serial Interface

The $\overline{C S} / L D$ input is level triggered. When this input is taken low, it acts as a chip-select signal, powering-on the SDI and SCK buffers and enabling the input shift register. Data (SDI input) is transferred at the next 24 rising SCK edges. The 4-bit command, C3-CO, is loaded first; then the 4-bit DAC address, A3-A0; and finally the 16-bit data word. The data word comprises the 16-, 14- or 12-bit input code,

Table 1.

| COMMAND* |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| C3 | C2 | C1 | C0 |  |
| 0 | 0 | 0 | 0 | Write to Input Register n |
| 0 | 0 | 0 | 1 | Update (Power Up) DAC Register n |
| 0 | 0 | 1 | 0 | Write to Input Register n, Update (Power Up) All n |
| 0 | 0 | 1 | 1 | Write to and Update (Power Up) n |
| 0 | 1 | 0 | 0 | Power Down n |
| 1 | 1 | 1 | 1 | No Operation |
| ADDRESS (n)* |  |  |  |  |
| A3 | A2 | A1 | A0 |  |
| 0 | 0 | 0 | 0 | DAC A |
| 0 | 0 | 0 | 1 | DAC B |
| 0 | 0 | 1 | 0 | DAC C |
| 0 | 0 | 1 | 1 | DAC D |
| 1 | 1 | 1 | 1 | All DACs |
| *Command and address codes not shown are reserved and should not be used. |  |  |  |  |

ordered MSB-to-LSB, followed by 0, 2 or 4 don't-care bits (LTC2604, LTC2614 and LTC2624 respectively). Data can only be transferred to the device when the $\overline{C S} / L D$ signal is low. The rising edge of $\overline{C S} / L D$ ends the data transfer and causes the device to carry out the action specified in the 24-bit input word. The complete sequence is shown in Figure 2a.
The command (C3-CO) and address (A3-A0) assignments are shown in Table 1. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the block diagram.
While the minimum input word is 24 bits, it may optionally be extended to 32 bits. To use the 32-bit word width, 8 don't-care bits are transferred to the device first, followed by the 24-bit word as just described. Figure 2b shows the 32-bit sequence. The 32-bit word is required for daisychain operation, and is also available to accommodate

## OPERATION

INPUT WORD (LTC2604)
COMMAND ADDRESS DATA (16 BITS)


## INPUT WORD (LTC2614)

| COmmand | ADDRESS | DATA (14 BITS + 2 DON'T-CARE BITS) |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |

## INPUT WORD (LTC2624)


can be controlled by using the no-operation command (1111) for the other devices in the chain.

## Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than four outputs are needed. When in power-down, the buffer amplifiers, bias circuits and reference inputs are disabled, and draw essentially zero current. The DAC outputs are put into a high-impedance state, and the output pins are passively pulled to ground through individual 90k resistors. Input- and DAC-register contents are not disturbed during power-down.
Any channel or combination of channels can be put into power-down mode by using command $0100_{b}$ in combination with the appropriate DAC address, ( n ). The 16-bit data word is ignored. The supply current is reduced by approximately $1 / 4$ for each DAC powered down. The effective resistance at REF $x$ (pins 3, 6, 12 and 15) are at highimpedance input (typically $>1 G \Omega$ ) when the corresponding DACs are powered down.

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 1. The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is

## OPERATION

powered up and updated, normal settling is delayed. If less than four DACs are in a powered-down state prior to the update command, the power-up delay time is $5 \mu \mathrm{~s}$. If on the other hand, all four DACs are powered down, then the main bias generation circuit block has been automatically shut down in addition to the individual DAC amplifiers and reference inputs. In this case, the power up delay time is $12 \mu \mathrm{~S}\left(\right.$ for $\mathrm{V}_{C C}=5 \mathrm{~V}$ ) or $30 \mu \mathrm{~s}$ (for $\mathrm{V}_{C C}=3 \mathrm{~V}$ ).

## Voltage Outputs

Each of the four rail-to-rail amplifiers contained in these parts has guaranteed load regulation when sourcing or sinking up to 15 mA at 5 V ( 7.5 mA at 3 V ).
Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifiers' DC output impedance is $0.025 \Omega$ when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the $30 \Omega$ typical channel resistance of the output devices; e.g., when sinking 1 mA , the minimum output voltage $=30 \Omega \cdot$ $1 \mathrm{~mA}=25 \mathrm{mV}$. See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifiers are stable driving capacitive loads of up to 1000 pF .

## Board Layout

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by keeping "signal" and "power" grounds separate.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.
Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.
The GND pin functions as a return path for power supply currents in the device and should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. When a zero scale DAC output voltage of zero is desired, the REFLO pin (pin 2) should be connected to system star ground.

## Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.
Since the analog outputs of the device cannot go below ground, they may limit for the lowest codes as shown in Figure 3b. Similarly, limiting can occur near full scale when the REF pins are tied to $V_{C C}$. If $R E F x=V_{C C}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at $V_{C C}$ as shown in Figure 3c. No fullscale limiting can occur if REF $x$ is less than $V_{C C}-F S E$.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.

## operation


Figure 2b. LTC2604 32-Bit Load Sequence
LTC2614 SDI/SDO Data Word: 14-Bit Input Code + 2 Don't Care Bits
LTC2624 SDI/SDO Data Word: 12-Bit Input Code + 4 Don't Care Bits

## LTC2604/LTC2614/LTC2624

## OPERATION



Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN INCHES
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" ( 0.152 mm ) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED $0.010^{\prime \prime}$ ( 0.254 mm ) PER SIDE


TYP

## LTC2604/LTC2614/LTC2624

## TYPICAL APPLICATION



Figure 4. Using DAC A and DAC B for Nearly Continuous Attenuation Control and DAC C and DAC D to Trim for Minimum LO Feedthrough in a Mixer.

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1458/LTC1458L | Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality | LTC1458: $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 4.096 V <br> LTC1458L: $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 2.5 V |
| LTC1654 | Dual 14-Bit Rail-to-Rail V Out $^{\text {DAC }}$ | Programmable Speed/Power |
| LTC1655/LTC1655L | Single 16-Bit $\mathrm{V}_{\text {OUT }}$ DAC with Serial Interface in $\mathrm{SO}-8$ | $\mathrm{V}_{C C}=5 \mathrm{~V}(3 \mathrm{~V})$, Low Power, Deglitched |
| LTC1657/LTC1657L | Parallel 5V/3V 16-Bit V OUT $^{\text {DAC }}$ | Low Power, Deglitched, Rail-to-Rail $\mathrm{V}_{0}$ UT |
| LTC1660/LTC1665 | Octal 8/10-Bit V ${ }_{\text {OUT }}$ DAC in 16-Pin Narrow SSOP | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, Micropower, Rail-to-Rail Output |
| LTC1821 | Parallel 16-Bit Voltage Output DAC | Precision 16-Bit Settling in $2 \mu$ s for 10V Step |
| LTC2600/LTC2610/LTC2620 | Octal 16-/14-/12-Bit Rail-to-Rail DACs in 16-Lead SSOP | $250 \mu \mathrm{~A}$ per DAC, 2.5 V to 5.5 V Supply Range |
| LTC2602/LTC2612/LTC2622 | Dual 16-/14-/12-Bit Rail-to-Rail DACs in 8-Lead MSOP | $300 \mu \mathrm{~A}$ per DAC, 2.5 V to 5.5 V Supply Range |

