


# 3.3V Dual D-type flip-flop

# 74LVT74


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C};$ $\text{GND} = 0\text{V}$	TYPICAL	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay CPn to Qn	$C_L = 50\text{pF};$ $V_{CC} = 3.3\text{V}$	3.1 3.6	ns
$C_{IN}$	Input capacitance	$V_I = 0\text{V}$ or $3.0\text{V}$	3	pF
$I_{CC}$	Total supply current	$V_{CC} = 3.6\text{V}$	0.5	mA

### PIN CONFIGURATION



### LOGIC SYMBOL




### DESCRIPTION

The 74LVT74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set ( $\overline{SD}$ ) and reset ( $\overline{RD}$ ) are asynchronous active low inputs and operate independently of the clock input. When set and reset are inactive (high), data at the D input is transferred to the Q and  $\overline{Q}$  outputs on the low-to-high transition of the clock. Data must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.

### PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 12	D0, D1	Data inputs
3, 11	CP0, CP1	Clock inputs (active rising edge)
4, 10	$\overline{SD0}$ , $\overline{SD1}$	Set inputs (active LOW)
1, 13	$\overline{RD0}$ , $\overline{RD1}$	Reset inputs (active LOW)
5, 6, 8, 9	Qn, $\overline{Qn}$	Data outputs

### LOGIC SYMBOL (IEEE/IEC)




### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVT74 D	74LVT74 D	SOT108-1
14-Pin Plastic SSOP	-40°C to +85°C	74LVT74 DB	74LVT74 DB	SOT337-1
14-Pin Plastic TSSOP	-40°C to +85°C	74LVT74 PW	74LVT74PW DH	SOT402-1

# 3.3V Dual D-type flip-flop

74LVT74

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS				OUTPUTS		OPERATING MODE
SD	RD	CP	D	Q	Q̄	
L	H	X	X	H	L	Asynchronous set
H	L	X	X	L	H	Asynchronous reset
L	L	X	X	H	H	Undetermined*
H	H	↑	h	H	L	Load "1"
H	H	↑	l	L	H	Load "0"
H	H	↕	X	NC	NC	Hold

### NOTES:

- H = High voltage level
- h = High voltage level one setup time prior to low-to-high clock transition
- L = Low voltage level
- l = Low voltage level one setup time prior to low-to-high clock transition
- NC = No change from the previous setup
- X = Don't care
- ↑ = Low-to-high clock transition
- ↕ = Not low-to-high clock transition
- \* = This setup is unstable and will change when either set or reset return to the high level.

## ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
I <sub>OUT</sub>	DC output current	Output in High state	-32	mA
		Output in Low state	64	
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
V <sub>I</sub>	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-20	mA
I <sub>OL</sub>	Low-level output current		32	mA
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

# 3.3V Dual D-type flip-flop

74LVT74

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions  
 Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40°C to +85°C			
			MIN	TYP <sup>1</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA			-1.2	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.7 to 3.6V; I <sub>OH</sub> = -100µA	V <sub>CC</sub> -0.2			V
		V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -6mA	2.4			
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -20mA	2.0			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100µA			0.2	V
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA			0.5	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.5	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V			10	µA
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND			±1	
I <sub>OFF</sub>	Output off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V			±100	µA
I <sub>CC</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.5	1	mA
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND			0.2	µA
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = 3V or 0		3		pF

**NOTES:**

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.

## AC CHARACTERISTICS

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF, R<sub>L</sub> = 500Ω; T<sub>amb</sub> = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			V <sub>CC</sub> = 3.3V ± 0.3V			V <sub>CC</sub> = 2.7V	
			MIN	TYP <sup>1</sup>	MAX	MAX	
f <sub>MAX</sub>	Maximum clock frequency	1	150	345			MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Qn or Qn	1	1.0	3.1	4.8	5.8	ns
			1.0	3.6	5.0	5.0	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SDn, RDn to Qn or Qn	2	1.0	3.1	5.0	6.2	ns
			1.0	3.0	4.4	4.8	

**NOTE:**

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			V <sub>CC</sub> = 3.3V ± 0.3V		V <sub>CC</sub> = 2.7V	
			MIN	TYP	MIN	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time Dn to CPn	1	1.7	0.6	1.8	ns
			1.4	0.4	1.6	
t <sub>H</sub> (H) t <sub>H</sub> (L)	Holdtime Dn to CPn	1	0.3	-0.3	0.3	ns
			0	-0.6	0	
t <sub>W</sub> (H) t <sub>W</sub> (L)	CPn Pulse Width	1	2.0	1.0	3.0	ns
			2.0	1.2	3.0	
t <sub>W</sub> (L)	SDn, RDn Pulse Width	2	2.0	1.0	3.0	ns
t <sub>rec</sub>	Recovery time SDn, RDn tp CPn	3	0.5	-0.3	0.5	

# 3.3V Dual D-type flip-flop


# 74LVT74

## AC WAVEFORMS


$V_M = 1.5V, V_{IN} = GND \text{ to } 2.7V$



**Waveform 1.** Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency




**Waveform 2.** Propagation delay for set and reset to output, set and reset pulse width




**Waveform 3.** Recovery time for set or reset to clock

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for Outputs



$V_M = 1.5V$   
Input Pulse Definition

## DEFINITIONS

$R_L$  = Load resistor; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_w$	$t_R$	$t_F$
74LVT	2.7V	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$



SV00022

# 3.3V Dual D-type flip-flop

## 74LVT74

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.0098 0.0039	0.057 0.049	0.01	0.019 0.014	0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

**Note**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT108-1	076E06S	MS-012AB			91-08-13 95-01-23

# 3.3V Dual D-type flip-flop

# 74LVT74

**SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm**

**SOT337-1**



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT337-1		MO-150AB				<del>95-02-04</del> 96-01-18

# 3.3V Dual D-type flip-flop

# 74LVT74

**TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm**

**SOT402-1**



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT402-1		MO-153				94-07-12 95-04-04