## 1. Features

- One of a Family of Devices with User Memories from 1-Kbit to 8-Kbits
- 1-Kbit (128-byte) EEPROM User Memory
- Four 256-bit (32-byte) Zones
- Self-timed Write Cycle
- Single Byte or 16-byte Page Write Mode
- Programmable Access Rights for Each Zone
- 2-Kbit Configuration Zone
- 37-byte OTP Area for User-defined Codes
- 160-byte Area for User-defined Keys and Passwords
- High Security Features
- 64-bit Mutual Authentication Protocol (Under License of ELVA)
- Cryptographic Message Authentication Codes (MAC)
- Stream Encryption
- Four Key Sets for Authentication and Encryption
- Eight Sets of Two 24-bit Passwords
- Anti-Tearing Function
- Voltage and Frequency Monitors
- Smart Card Features
- ISO 7816 Class B (3V) Operation
- ISO 7816-3 Asynchronous T=0 Protocol (Gemplus ${ }^{\circledR}$ Patent)
- Multiple Zones, Key Sets and Passwords for Multi-application Use
- Synchronous 2-wire Serial Interface for Faster Device Initialization
- Programmable 8-byte Answer-To-Reset Register
- ISO 7816-2 Compliant Modules
- Embedded Application Features
- Low Voltage Supply: 2.7V - 3.6V
- Secure Nonvolatile Storage for Sensitive System or User Information
- 2-wire Serial Interface (TWI, 5V Compatible)
- 1.0 MHz Compatibility for Fast Operation
- Standard 8-lead Plastic Packages, Green compliant (exceeds RoHS)
- Same Pin Configuration as AT24CXXX Serial EEPROM in SOIC and PDIP Packages
- High Reliability
- Endurance: 100,000 Cycles
- Data Retention: 10 years
- ESD Protection: 2,000V min

Table 1-1. Pads

| Pad | Description | ISO <br> Module | "SOIC, <br> PDIP" | TSSOP | Mini- <br> MAP |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | C1 | 8 | 8 | 4 |
| GND | Ground | C5 | 4 | 1 | 5 |
| SCL/CLK | Serial Clock Input | C3 | 6 | 6 | 2 |
| SDA/IO | Serial Data Input/Output | C7 | 5 | 3 | 7 |
| RST | Reset Input | C2 | NC | NC | NC |




8-lead Ultra Thin Mini-MAP (MLP 2x3)


## 2. Description

The AT88SC0104CA member of the CryptoMemory ${ }^{\circledR}$ family is a high-performance secure memory providing 1 Kbit of user memory with advanced security and cryptographic features built in. The user memory is divided into four 32-byte zones, each of which may be individually set with different security access rights or effectively combined together to provide space for 1 to 4 data files. The AT88SC0104CA features an enhanced command set that allows direct communication with microcontroller hardware 2-Wire interface thereby allowing for faster firmware development with reduced code space requirements.

## 3. Smart Card Applications

The AT88SC0104CA provides high security, low cost, and ease of implementation without the need for a microprocessor operating system. The embedded cryptographic engine provides for dynamic, symmetric-mutual authentication between the device and host, as well as performing stream encryption for all data and passwords exchanged between the device and host. Up to four unique key sets may be used for these operations. The AT88SC0104CA offers the ability to communicate with virtually any smart card reader using the asynchronous $\mathrm{T}=0$ protocol (Gemplus Patent) defined in ISO 7816-3.

## 4. Embedded Applications

Through dynamic, symmetric-mutual authentication, data encryption, and the use of cryptographic Message Authentication Codes (MAC), the AT88SC0104CA provides a secure place for storage of sensitive information within a system. With its tamper detection circuits, this information remains safe even under attack. A 2-wire serial interface running at speeds up to 1.0 MHz provides fast and efficient communications with up to 15 individually addressable devices. The AT88SC0104CA is available in industry standard 8 -lead packages with the same familiar pin configuration as AT24CXXX serial EEPROM devices.

Note: Does not apply to TSSOP pinout.

Figure 4-1. Block Diagram


## 5. Connection Diagram

Figure 5-1. Connection Diagram


## 6. Pin Descriptions

### 6.1 Supply Voltage (VCC)

The Vcc input is a 2.7 V to 3.6 V positive voltage supplied by the host.

### 6.2 Clock (SCL/CLK)

When using the asynchronous $\mathrm{T}=0$ protocol, the CLK (SCL) input provides the device with a carrier frequency $f$. The nominal length of one bit emitted on I/O is defined as an "elementary time unit" (ETU) and is equal to $372 / f$.

When using the synchronous protocol, data clocking is done on the positive edge of the clock when writing to the device and on the negative edge of the clock when reading from the device.

### 6.3 Reset (RST)

The AT88SC0104CA provides an ISO 7816-3 compliant asynchronous Answer-To-Reset (ATR) sequence. Upon activation of the reset sequence, the device outputs bytes contained in the 64bit Answer-To-Reset register. An internal pull-up on the RST input pad allows the device to operate in synchronous mode without bonding RST. The AT88SC0104CA does not support an Answer-To-Reset sequence in the synchronous mode of operation.

### 6.4 Serial Data (SDA/IO)

The SDA/IO pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wired with any number of other open-drain or open-collector devices. An external pull-up resistor should be connected between SDA/IO and Vcc. The value of this resistor and the system capacitance loading the SDA/IO bus will determine the rise time of SDA/IO. This rise time will determine the maximum frequency during read operations. Low value pull-up resistors will allow higher frequency operations while drawing higher average power supply current. SDA/IO information applies to both asynchronous and synchronous protocols.

## 7. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

## Absolute Maximum Ratings

| Operating Temperature | -40.C to +85.C |
| :---: | :---: |
| Storage Temperature .... | $-65 . C$ to $+150 . C$ |
| Voltage on Any Pin with Respect to Ground. | $.7 \text { to } \mathrm{V}_{\mathrm{cc}}+0.7 \mathrm{~V}$ |
| Maximum Operating Volta | ........... 6.0V |
| DC Output Current | ..... 5.0 mA |

Table 7-1. DC Characteristics
Applicable over recommended operating range from $\mathrm{V}_{\mathrm{CC}}=+2.7$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{AC}}=-40 . \mathrm{C}$ to $+85 . \mathrm{C}$ (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}{ }^{(1)}$ | Supply Voltage |  | 2.7 |  | 3.6 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | Async READ at 3.57 MHz |  |  | 5 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Supply Current | Async WRITE at 3.57 MHz |  |  | 5 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Supply Current | Synch READ at 1 MHz |  |  | 5 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | Synch WRITE at 1MHz |  |  | 5 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Current | VIN = VCC or GND |  |  | 100 | uA |
| $\mathrm{V}_{\text {IL }}$ | SDA/IO Input Low Voltage |  | 0 |  | VCC $\times 0.2$ | V |
| $\mathrm{V}_{\text {IL }}$ | CLK Input Low Voltage |  | 0 |  | VCC 0.2 | V |
| $\mathrm{V}_{\text {IL }}$ | RST Input Low Voltage |  | 0 |  | VCC $\times 0.2$ | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{(1)}$ | SDA/IO Input High Voltage |  | VCC $\times 0.7$ |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{(1)}$ | SCL/CLK Input High Voltage |  | VCC $\times 0.7$ |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{(1)}$ | RST Input High Voltage |  | VCC $\times 0.7$ |  | 5.5 | V |
| $\mathrm{I}_{\text {LL }}$ | SDA/IO Input Low Current | $0<\mathrm{VIL}<\mathrm{VCC} \times 0.15$ |  |  | 15 | uA |
| $\mathrm{I}_{\text {IL }}$ | SCL/CLK Input Low Current | $0<$ VIL < VCC $\times 0.15$ |  |  | 15 | uA |
| $\mathrm{I}_{\mathrm{LL}}$ | RST Input Low Current | $0<\mathrm{VIL}<\mathrm{VCC} \times 0.15$ |  |  | 50 | uA |
| $\mathrm{I}_{\mathrm{H}}$ | SDA/IO Input High Current | VCC $\times 0.7<$ VIH $<$ VCC |  |  | 20 | uA |
| $\mathrm{I}_{\mathrm{H}}$ | SCL/CLK Input High Current | VCC $\times 0.7<$ VIH $<$ VCC |  |  | 100 | uA |
| $\mathrm{I}_{\mathrm{H}}$ | RST Input High Current | VCC $\times 0.7$ < VIH < VCC |  |  | 150 | uA |
| $\mathrm{V}_{\mathrm{OH}}$ | SDA/IO Output High Voltage | 20K ohm external pull-up | VCC $\times 0.7$ |  | VCC | V |
| $\mathrm{V}_{\mathrm{OL}}$ | SDA/IO Output Low Voltage | $\mathrm{IOL}=1 \mathrm{~mA}$ | 0 |  | VCC x 0.15 | V |

Table 7-1. DC Characteristics (Continued)
Applicable over recommended operating range from $\mathrm{V}_{\mathrm{CC}}=+2.7$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{AC}}=-40 \cdot \mathrm{C}$ to $+85 . \mathrm{C}$ (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max |
| :--- | :--- | :--- | :---: | :---: | :---: | Units | $\mathrm{I}_{\mathrm{OH}}$ | SDA/IO Output High Current | VOH |
| :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{OL}}$ | SDA/IO Output Low Current | VOL |
|  |  |  |

Note: 1. To prevent Latch Up Conditions from occurring during Power Up of the AT88SC0104CA, $\mathrm{V}_{\mathrm{CC}}$ must be turned on before applying $\mathrm{V}_{\mathrm{IH}}$. For Powering Down, $\mathrm{V}_{\mathrm{IH}}$ must be removed before turning $\mathrm{V}_{\mathrm{CC}}$ off.

Table 7-2. AC Characteristics
Applicable over recommended operating range from $\mathrm{V}_{\mathrm{CC}}=+2.7$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{AC}}=-40 \cdot \mathrm{C}$ to $+85 \cdot \mathrm{C}, \mathrm{CL}=30 \mathrm{pF}$ (unless otherwise noted)

|  | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Async Clock Frequency | 1 | 4 | MHz |
| $\mathrm{f}_{\text {CLK }}$ | Synch Clock Frequency | 0 | 1 | MHz |
|  | Clock Duty cycle | 40 | 60 | \% |
| $\mathrm{t}_{\mathrm{R}}$ | "Rise Time - SDA/IO, RST" |  | 1 | uS |
| $t_{\text {F }}$ | "Fall Time - SDA/IO, RST" |  | 1 | uS |
| $t_{R}$ | Rise Time - SCL/CLK |  | 9\% x period | uS |
| $t_{\text {F }}$ | Fall Time - SCL/CLK |  | 9\% x period | uS |
| $\mathrm{t}_{\mathrm{AA}}$ | Clock Low to Data Out Valid |  | 250 | nS |
| $\mathrm{t}_{\text {HD.STA }}$ | Start Hold Time | 200 |  | nS |
| $\mathrm{t}_{\text {SU.STA }}$ | Start Set-up Time | 200 |  | nS |
| $\mathrm{t}_{\text {HD.DAT }}$ | Data In Hold Time | 10 |  | nS |
| $\mathrm{t}_{\text {SU. DAT }}$ | Data In Set-up Time | 100 |  | nS |
| $\mathrm{t}_{\text {SU.STO }}$ | Stop Set-up Time | 200 |  | nS |
| $t_{\text {DH }}$ | Data Out Hold Time | 20 |  | nS |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Cycle Time |  | 5 | mS |

## 8. Device Operations for Synchronous Protocols

### 8.1 Clock and Data Transitions

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 8-3 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below.

### 8.1.1 Start Condition

A high-to-low transition of SDA with SCL high defines a START condition which must precede all commands (see Figure 8-4 on page 8).

### 8.1.2 Stop Condition

A low-to-high transition of SDA with SCL high defines a STOP condition. After a read sequence, the STOP condition will place the EEPROM in a standby power mode (see Figure 8-4 on page 8).

### 8.1.3 ACKNOWLEDGE

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle (see Figure 8-5 on page 9).

### 8.2 Memory Reset

After an interruption in communication due protocol errors, power loss or any reason, perform "Acknowledge Polling" to properly recover from the condition. Acknowledge polling consists of sending a start condition followed by a valid CryptoMemory command byte and determining if the device responded with an ACKNOWLEDGE.

Figure 8-1. Bus Time for 2-Wire Serial Communications. SCL: Serial Clock, SDA: Serial Data I/O


Figure 8-2. Write Cycle Timing. SCL: Serial Clock, SDA: Serial Data I/O


Note: The Write Cycle time $\mathrm{t}_{\mathrm{wr}}$ is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 8-3. Data Validity


Figure 8-4. START and STOP Definitions


Figure 8-5. Output Acknowledge


## 9. Device Architecture

### 9.1 User Zones

The EEPROM user memory is divided into 4 zones of 256 bits each. Multiple zones allow for storage of different types of data or files in different zones. Access to user zones is permitted only after meeting proper security requirements. These security requirements are user definable in the configuration memory during device personalization. If the same security requirements are selected for multiple zones, then these zones may effectively be accessed as one larger zone.

Figure 9-1. User Zones

| ZONE |  | \$0 | \$1 | \$2 | \$3 | \$4 | \$5 | \$6 | \$7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| User 0 | \$00 |  |  |  |  |  |  |  |  |
|  | - | 32 Bytes |  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |  |  |  |
|  | \$18 |  |  |  |  |  |  |  |  |
| User 1 | \$00 |  |  |  |  |  |  |  |  |
|  | - | 32 Bytes |  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |  |  |  |
|  | \$18 |  |  |  |  |  |  |  |  |
| User 2 | \$00 |  |  |  |  |  |  |  |  |
|  | - | 32 Bytes |  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |  |  |  |
|  | \$18 |  |  |  |  |  |  |  |  |
| User 3 | \$00 |  |  |  |  |  |  |  |  |
|  | - | 32 Bytes |  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |  |  |  |
|  | \$18 |  |  |  |  |  |  |  |  |

## 10. Control Logic

Access to the user zones occur only through the control logic built into the device. This logic is configurable through access registers, key registers and keys programmed into the configuration memory during device personalization. Also implemented in the control logic is a cryptographic engine for performing the various higher-level security functions of the device.

## 11. Configuration Memory

The configuration memory consists of 2048 bits of EEPROM memory used for storage of passwords, keys, codes, and also used for definition of security access rights for the user zones. Access rights to the configuration memory are defined in the control logic and are not alterable by the user after completion of personalization.

Figure 11-1. Configuration Memory


### 11.1 Security Fuses

There are three fuses on the device that must be blown during the device personalization process. Each fuse locks certain portions of the configuration zone as OTP (One-Time Programmable) memory. Fuses are designed for the module manufacturer, card manufacturer and card issuer and should be blown in sequence, although all programming of the device and blowing of the fuses may be performed at one final step.

## 12. Communication Security Modes

Communications between the device and host operate in three basic modes. Standard mode is the default mode for the device after power-up. Authentication mode is activated by a successful authentication sequence. Encryption mode is activated by a successful encryption activation following a successful authentication.

Table 12-1. Communication Security Modes ${ }^{(1)}$

| Mode | Configuration Data | User Data | Passwords | Data Integrity Check |
| :--- | :---: | :---: | :---: | :---: |
| Standard | Clear | Clear | Clear | MDC ${ }^{(1)}$ |
| Authentication | Clear | Clear | Encrypted | MAC $^{(1)}$ |
| Encryption | Clear | Encrypted | Encrypted | MAC $^{(1)}$ |

Note: 1. Configuration data include viewable areas of the Configuration Zone except the passwords: MDC: Modification Detection Code. MAC: Message Authentication Code.

## 13. Security Options

### 13.1 Anti-Tearing

In the event of a power loss during a write cycle, the integrity of the device's stored data is recoverable. This function is optional: the host may choose to activate the anti-tearing function, depending on application requirements. When anti-tearing is active, write commands take longer to execute, since more write cycles are required to complete them, and data is limited to a maximum of eight bytes for each write request.

Data is written first into a buffer zone in EEPROM instead of the intended destination address, but with the same access conditions. The data is then written in the required location. If this second write cycle is interrupted due to a power loss, the device will automatically recover the data from the system buffer zone at the next power-up. Non-volatile buffering of the data is done automatically by the device.

During power-up in applications using Anti-Tearing, the host is required to perform ACK polling in the event that the device needs to carry out the data recovery process.

### 13.2 Write Lock

If a user zone is configured in the write lock mode, the lowest address byte of an 8-byte page constitutes a write access byte for the bytes of that page. For example, the write lock byte at $\$ 080$ controls the bytes from $\$ 081$ to $\$ 087$.

Figure 13-1. Write Lock Example

| Address | $\$ 0$ | $\$ 1$ | $\$ 2$ | $\$ 3$ | $\$ 4$ | $\$ 5$ | $\$ 6$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 080$ | 11011001 | $X X X X X X X X$ | $X X X X X X X X$ | $X X X X X X X X$ | $X X X X X X X X$ | $X X X X X X X X$ | $X X X X X X X X$ |
|  |  | locked | locked |  |  |  | locked |

The Write-Lock byte itself may be locked by writing its least significant (rightmost) bit to " 0 ". Moreover, when write lock mode is activated, the write lock byte can only be programmed - that is, bits written to "0" cannot return to " 1 ".

In the write lock configuration, write operations are limited to writing only one byte at a time. Attempts to write more than one byte will result in writing of just the first byte into the device.

### 13.3 Password Verification

Passwords may be used to protect READ and/or WRITE access of any user zone. When a valid password is presented, it is memorized and active until power is turned off, unless a new password is presented or RST becomes active. There are eight password sets that may be used to protect any user zone. Only one password is active at a time.

Presenting the correct WRITE password also grants READ access privileges.

### 13.4 Authentication Protocol

The access to a user zone may be protected by an authentication protocol. Any one of four keys may be selected to use with a user zone.

Authentication success is memorized and active as long as the chip is powered, unless a new authentication is initialized or RST becomes active. If the new authentication request is not validated, the card loses its previous authentication which must be presented again to gain access. Only the latest request is memorized.

Figure 13-2. Password and Authentication Operations

| Device (Card) |  | Host (Reader) |
| :---: | :---: | :---: |
|  | authentication $\xrightarrow{\substack{\text { READ ACCESS }}}$ | COMPUTE Challenge A Challenge A ReRIFY B VERIFY Password (RPW) Write Password (WPW) DATA CS |

Note: Authentication and password verification may be attempted at any time and in any order. Exceeding corresponding authentication or password attempts trial limit renders subsequent authentication or password verification attempts futile.

### 13.5 Cryptographic Message Authentication Codes

AT88SC0104CA implements a data validity check function in the standard, authentication or encryption modes of operation.

In the standard mode, data validity check is done through a Modification Detection Code (MDC), in which the host may read an MDC from the device in order to verify that the data sent was received correctly.

In authentication and encryption modes, the data validity check becomes more powerful since it provides a bidirectional data integrity check and data origin authentication capability in the form of a Message Authentication Codes (MAC). Only the host/device that carried out a valid authentication is capable of computing a valid MAC. While operating in the authentication or encryption modes, the use of MAC is required. For an ingoing command, if the device calculates a MAC different from the MAC transmitted by the host, not only is the command abandoned but the security privilege is revoked. A new authentication and/or encryption activation will be required to reactivate the MAC.

### 13.6 Encryption

The data exchanged between the device and the host during read, write and verify password commands may be encrypted to ensure data confidentiality.

The issuer may choose to require encryption for a user zone by settings made in the configuration memory. Any one of four keys may be selected for use with a user zone. In this case, activation of the encryption mode is required in order to read/write data in the zone and only encrypted data will be transmitted. Even if not required, the host may still elect to activate encryption provided the proper keys are known.

### 13.7 Supervisor Mode

Enabling this feature allows the holder of one specific password to gain full access to all eight password sets, including the ability to change passwords.

### 13.8 Modify Forbidden

No write access is allowed in a user zone protected with this feature at any time. The user zone must be written during device personalization prior to blowing the security fuses.

### 13.9 Program Only

For a user zones protected by this feature, data can only be programmed (bits change from a "1" to a " 0 "), but not erased (bits change from a " 0 " to a " 1 ").

## 14. Protocol Selection

The AT88SC0104CA supports two different communication protocols.

## Smartcard Applications:

Smartcard applications use ISO 7816-B protocol in asynchronous T = 0 mode for compatibility and interoperability with industry standard smartcard readers.

## Embedded Applications:

A 2-wire serial interface provides fast and efficient connectivity with other logic devices or microcontrollers.

The power-up sequence determines establishes the communication protocol for use within that power cycle. Protocol selection is allowed only during power-up.

### 14.1 Synchronous 2-Wire Serial Interface

The synchronous mode is the default mode after power up. This is due to the presence of an internal pull-up on RST. For embedded applications using CryptoMemory in standard plastic packages, this is the only available communication protocol.

Power-up Vcc, RST goes high also.
After stable Vcc, SCL(CLK) and SDA(I/O) may be driven.


Once synchronous mode has been selected, it is not possible to switch to asynchronous mode without first powering off the device.

Figure 14-1. Synchronous 2-Wire Protocol


Note: Five clock pulses must be sent before the first command is issued.

### 14.2 Asynchronous T = 0 Protocol

This power-up sequence complies to ISO 7816-3 for a cold reset in smart card applications.
$\mathrm{V}_{\mathrm{Cc}}$ goes high; RST, I/O (SDA) and CLK (SCL) are low.
Set I/O (SDA) in receive mode.
Provide a clock signal to CLK (SCL).
RST goes high after 400 clock cycles.
The device will respond with a 64-bit ATR code, including historical bytes to indicate the memory density within the CryptoMemory family.

Once asynchronous mode has been selected, it is not possible to switch to synchronous mode without first powering off the device.

Figure 14-2. Asynchronous $\mathrm{T}=0$ Protocol (Gemplus Patent)
$\mathrm{V}_{\mathrm{CC}}-$


RST
cLk-scL _-|IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII

## 15. Initial Device Programming

Enabling the security features of CryptoMemory requires prior personalization. Personalization entails setting up of desired access rights by zones, passwords and key values, programming these values into the configuration memory with verification using simple WRITE and READ commands, and then blowing fuses to lock this information in place.

Gaining access to the configuration memory requires successful presentation of a secure (or transport) code. The initial signature of the secure (transport) code for the AT88SC0104CA
device is \$DD 42 97. This is the same as the WRITE 7 password. The user may elect to change the signature of the secure code anytime after successful presentation.

After writing and verifying data in the configuration memory, the security fuses MUST be blown to lock this information in the device. For additional information on personalizing CryptoMemory, please see the application notes Programming CryptoMemory for Embedded Applications and Initializing CryptoMemory for Smart Card Applications from the product page at www.atmel.com/products/securemem.

## 16. Ordering Information

| Ordering Code | Package | Voltage Range | Temperature Range |
| :--- | :--- | :---: | :---: |
| AT88SC0104CA-MJ | M2 - J Module | $2.7 \mathrm{~V}-3.6 \mathrm{~V}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ |
| AT88SC0104CA-MP | $\mathrm{M} 2-\mathrm{P}$ Module |  |  |
| AT88SC0104CA-PU | 8 P 3 | $2.7 \mathrm{~V}-3.6 \mathrm{~V}$ | Green compliant (exceeds RoHS)/Industrial <br> $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
| AT88SC0104CA-SU | 8 S 1 | 8 A 2 | $2.7 \mathrm{~V}-3.6 \mathrm{~V}$ |


| Package Type $^{(1)}$ | Description |
| :--- | :--- |
| M2 - J Module | M2 ISO 7816 Smart Card Module |
| M2 - P Module | M2 ISO 7816 Smart Card Module with Atmel ${ }^{\circledR}$ Logo |
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) |
| 8A2 | 8-lead, 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) |

Note: 1. Formal drawings may be obtained from an Atmel sales office.

## 17. Packaging Information.

Ordering Code: MJ


Module Size: M2
Dimension*: $12.6 \times 11.4$ [mm]
Glob Top: Round -Æ 8.5 [mm]
Thickness: 0.58 [mm]
Pitch: 14.25 mm

Ordering Code: MP


Module Size: M2
Dimension*: $12.6 \times 11.4$ [mm] Glob Top: Square $-8.8 \times 8.8[\mathrm{~mm}]$
Thickness: 0.58 [mm]
Pitch: 14.25 mm
*Note: The module dimensions listed refer to the dimensions of the exposed metal contact area. The actual dimensions of the module after excise or punching from the carrier tape are generally 0.4 mm greater in both directions (i.e., a punched M2 module will yield $13.0 \times 11.8 \mathrm{~mm}$ ).

## 18. Ordering Code: SU

### 18.1 8-lead SOIC



## 19. Ordering Code: PU

### 19.1 8-lead PDIP



Top View


End View

COMMON DIMENSIONS
(Unit of Measure = inches)

| SYMBOL | MIN | NOM | MAX | NOTE |
| :--- | :---: | :---: | :---: | :---: |
| A |  |  | 0.210 | 2 |
| A2 | 0.115 | 0.130 | 0.195 |  |
| b | 0.014 | 0.018 | 0.022 | 5 |
| b2 | 0.045 | 0.060 | 0.070 | 6 |
| b3 | 0.030 | 0.039 | 0.045 | 6 |
| c | 0.008 | 0.010 | 0.014 |  |
| D | 0.355 | 0.365 | 0.400 | 3 |
| D1 | 0.005 |  |  | 3 |
| E | 0.300 | 0.310 | 0.325 | 4 |
| E1 | 0.240 | 0.250 | 0.280 | 3 |
| e | 0.100 BSC |  |  |  |
| eA | 0.300 BSC |  |  | 4 |
| L | 0.115 | 0.130 | 0.150 | 2 |

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions $A$ and $L$ are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed $0.010(0.25 \mathrm{~mm})$.

01/09/02

| 2325 Orchard Parkway | TITLE <br> 8P3, 8-lead, 0.300 " Wide Body, Plastic Dual <br> In-line Package (PDIP) | DRAWING NO. <br> San Jose, CA 95131 | REV. |
| :--- | :--- | :---: | :---: |

### 19.2 8-lead TSSOP



Top View


## End View

COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :--- | :---: | :---: | :---: | :---: |
| D | 2.90 | 3.00 | 3.10 | 2,5 |
| E | 6.40 BSC |  |  |  |
| E1 | 4.30 | 4.40 | 4.50 | 3,5 |
| A | - | - | 1.20 |  |
| A2 | 0.80 | 1.00 | 1.05 |  |
| b | 0.19 | - | 0.30 | 4 |
| e | 0.65 BSC |  |  |  |
| L | 0.45 | 0.60 | 0.75 |  |
| L1 | 1.00 REF |  |  |  |

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm ( 0.006 in ) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm .
5. Dimension D and E1 to be determined at Datum Plane H.

| 2325 Orchard Parkway San Jose, CA 95131 | TITLE <br> 8A2, 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) | DRAWING NO. 8A2 | $\begin{gathered} \mathrm{REV} . \\ \mathrm{B} \end{gathered}$ |
| :---: | :---: | :---: | :---: |

20. Revision History

Table 20-1. Revision History

| Doc. Rev. | Date | Comments |
| :--- | :--- | :--- |
| 5200CS | $5 / 2009$ | Added Mini-MAP column to Table 1-1 and Mini-MAP pin-out drawing |
| 5200BS | $2 / 2009$ | Connection Diagram inserted; DC Characteristics table updated. |
| 5200AS | $7 / 2008$ | Initial document release. |

## Headquarters

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

| Atmel Asia | Atmel Europe | Atmel Japan |
| :--- | :--- | :--- |
| Room 1219 | Le Krebs | 9F, Tonetsu Shinkawa Bldg. |
| Chinachem Golden Plaza | 8, Rue Jean-Pierre Timbaud | 1-24-8 Shinkawa |
| 77 Mody Road Tsimshatsui | BP 309 | Chuo-ku, Tokyo 104-0033 |
| East Kowloon | 78054 Saint-Quentin-en- | Japan |
| Hong Kong | Yvelines Cedex | Tel: (81) 3-3523-3551 |
| Tel: (852) 2721-9778 | France | Fax: (81) 3-3523-7581 |
| Fax: (852) 2722-1369 | Tel: (33) 1-30-60-70-00 |  |
|  | Fax: (33) 1-30-60-71-11 |  |

## Product Contact

| Web Site | Technical Support | Sales Contact |
| :--- | :--- | :--- |
| www.atmel.com/products/securemem | cryptomemory@atmel.com | www.atmel.com/contacts |

## Literature Requests

www.atmel.com/literature

[^0]© 2009 Atmel Corporation. All rights reserved. Atmel ${ }^{\circledR}$, Atmel logo and combinations thereof, Cryptomemory ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.


[^0]:    Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

