



**DESCRIPTION:**

The DPS128X32XP/XHP is a 68-pin surface mount module consisting of four 128K x 8 SRAM devices in plastic TSOP packages surface mounted on a FR-4 substrate.



The module is available with either "J"-Leads or "Gull"-Leads.

**FEATURES:**

- Organizations Available:  
512K x 8, 256K x 16 or 128K x 32
- Access Times:  
15, 20, 25, 35ns
- Fully Static Operation - No clock or refresh required
- TTL-compatible
- 68-Pin Surface Mount Module



PIN NAMES	
A0 - A16	Address Inputs
I/O0 - I/O31	Data Input/Output
CE0 - CE3	Low Chip Enables
WE0 - WE3	Write Enables
OE	Output Enable
VDD	Power (+5V)
Vss	Ground
N.C.	No Connect



RECOMMENDED OPERATING RANGE <sup>3</sup>						
Symbol	Characteristic	Min.	Typ.	Max.	Unit	
V <sub>DD</sub>	Supply Voltage	4.5	5.0	5.5	V	
V <sub>IH</sub>	Input HIGH Voltage	2.2		V <sub>DD</sub> +0.3	V	
V <sub>IL</sub>	Input LOW Voltage	-0.5 <sup>2</sup>		0.8	V	
T <sub>A</sub>	Operating Temperature	C	0	+25	+70	°C
		CI	-40	+25	+85	

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>OH</sub>	HIGH Voltage	I <sub>OH</sub> = -4.0mA	2.4		V
V <sub>OL</sub>	LOW Voltage	I <sub>OL</sub> =8.0mA		0.4	V

ABSOLUTE MAXIMUM RATINGS <sup>3</sup>			
Symbol	Parameter	Value	Unit
T <sub>STC</sub>	Storage Temperature	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
V <sub>DD</sub>	Supply Voltage <sup>1</sup>	-0.5 to +7.0	°C
V <sub>I/O</sub>	Input/Output Voltage <sup>1</sup>	-0.5 to +7.0	V

AC TEST CONDITIONS		
Input Pulse Levels		0V to 3.0V
Input Pulse Rise and Fall Times		5ns
Input and Output Timing Reference Levels		1.5V

OUTPUT LOAD		
Load	C <sub>L</sub>	Parameters Measured
1	30pF	except t <sub>rz</sub> , t <sub>Hz</sub> , t <sub>OHZ</sub> , t <sub>OLZ</sub> , and t <sub>WHZ</sub>
2	5pF	t <sub>rz</sub> , t <sub>Hz</sub> , t <sub>OHZ</sub> , t <sub>OLZ</sub> , and t <sub>WHZ</sub>

DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	x8		x16		x32		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>DD</sub> , V <sub>DD</sub> = max.	-20	+20	-20	+20	-20	+20	µA
I <sub>OUT</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>DD</sub> , V <sub>DD</sub> = max., $\overline{CE}$ = V <sub>IH</sub>	-20	+20	-10	+10	-5	+5	µA
I <sub>CC</sub>	Dynamic Operating Current	$\overline{CE}$ = V <sub>IL</sub> , V <sub>DD</sub> = max. I <sub>OUT</sub> = 0mA, f = f max.		340		440		640	mA
I <sub>SB1</sub>	Full Standby Supply Current (CMOS)	f = 0, V <sub>IN</sub> ≥ V <sub>DD</sub> -0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> +0.2V, $\overline{CE}$ ≥ V <sub>DD</sub> -0.2V		40		40		40	mA
I <sub>SB2</sub>	Standby Current (TTL)	$\overline{CE}$ = V <sub>IH</sub> , f = f max.		160		160		160	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 8.0mA		0.4		0.4		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -4.0mA	2.4		2.4		2.4		V


TRUTH TABLE					
Mode	$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	I/O Pin	Supply Current
Not Selected	X	X	X	High-Z	Standby
Not Selected	H	X	X	High-Z	Standby
D <sub>OUT</sub> Disable	L	H	H	High-Z	Active
Read	L	H	L	D <sub>OUT</sub>	Active
Write	L	L	X	D <sub>IN</sub>	Active

H = HIGH      L = LOW      X = Don't Care  
 \* If  $\overline{OE}$  is LOW during Write, t<sub>WHZ</sub> must be observed before data is presented to the device.



CAPACITANCE <sup>4</sup> : T <sub>A</sub> = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C <sub>ADR</sub>	Address Input	40	pF	V <sub>IN</sub> <sup>2</sup> = 0V
C <sub>CE</sub>	Chip Enable	15		
C <sub>WE</sub>	Write Enable	15		
C <sub>OE</sub>	Output Enable	40		
C <sub>I/O</sub>	Data Input/Output	15		

Figure 1. Output Load

\*\* Including Probe and Jig Capacitance.




AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	15ns		20ns		25ns		35ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{RC}$	Read Cycle Time	15		20		25		35		ns
2	$t_{AA}$	Address Access Time		15		20		25		35	ns
3	$t_{CO}$	$\overline{CE}$ to Output Valid		15		20		25		35	ns
4	$t_{OE}$	Output Enable to Output Valid		7		9		10		12	ns
5	$t_{LZ}$	$\overline{CE}$ to Output in LOW-Z <sup>4,5</sup>	3		3		3		3		ns
6	$t_{OLZ}$	Output Enable to Output in LOW-Z <sup>4,5</sup>	0		0		0		0		ns
7	$t_{HZ}$	$\overline{CE}$ to Output in HIGH-Z <sup>4,5</sup>		8		9		10		12	ns
8	$t_{OHZ}$	Output Enable to Output in HIGH-Z <sup>4,5</sup>		7		8		10		12	ns
9	$t_{OH}$	Output Hold from Address Change	4		4		4		4		ns





AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE <sup>6,7</sup> : Over operating ranges											
No.	Symbol	Parameter	15ns		20ns		25ns		35ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t <sub>WC</sub>	Write Cycle Time	15		20		25		35		ns
11	t <sub>AW</sub>	Address Valid to End of Write	12		15		20		30		ns
12	t <sub>CW</sub>	Chip Enable to End of Write	12		15		20		30		ns
13	t <sub>AS</sub>	Address Set-Up Time *	0		0		0		0		ns
14	t <sub>WP</sub>	Write Pulse Width	11		12		15		20		ns
15	t <sub>WR</sub>	Write Recovery Time, $\overline{CE}$ , $\overline{WE}$	0		0		0		0		ns
16	t <sub>WHZ</sub>	Write Enable to Output in HIGH-Z <sup>4,5</sup>		7		10		12		15	ns
17	t <sub>DW</sub>	Data to Write Time Overlap	8		10		12		12		ns
18	t <sub>DH</sub>	Data Hold from Write Time	0		0		0		0		ns
19	t <sub>OW</sub>	Output Active from End of Write	2		2		2		2		ns

\* Valid for both Read and Write Cycles.




NOTES:


1. All voltages are with respect to V<sub>ss</sub>.
2. -2.0V min. for pulse width less than 20ns (V<sub>IL</sub> min. = -0.5V at DC level).
3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ±500mV from steady state voltage.
6. When  $\overline{OE}$  and  $\overline{CE}$  are LOW and  $\overline{WE}$  is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when  $\overline{WE}$  is LOW.




ORDERING INFORMATION



"J" LEADED MECHANICAL DRAWING



GULL-LEADED MECHANICAL DRAWING



**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way ♦ Garden Grove, California 92841-1431

(714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>