

Features

- True dual port memory enables simultaneous access the shared array from each port
- Synchronous pipelined operation with single data rate (SDR) operation on each port
 - SDR interface at 200 MHz
 - Up to 28.8 Gb/s bandwidth (200 MHz × 72-bit × 2 ports)
- Selectable pipelined or flow-through mode
- 1.5 V or 1.8 V core power supply
- Commercial and Industrial temperature
- IEEE 1149.1 JTAG boundary scan
- Available in 484-ball PBGA (× 72) and 256-ball FBGA (× 36 and × 18) packages
- FullFlex72 family
 - 36-Mbit: 512 K × 72 (CYD36S72V18)
 - 18-Mbit: 256 K × 72 (CYD18S72V18)
 - 9-Mbit: 128 K × 72 (CYD09S72V18)
- FullFlex36 family
 - 36-Mbit: 1 M × 36 (CYD36S36V18)
 - 18-Mbit: 512 K × 36 (CYD18S36V18)
 - 9-Mbit: 256 K × 36 (CYD09S36V18)
 - 2-Mbit: 64 K × 36 (CYD02S36V18)
- FullFlex18 family
 - 36-Mbit: 2 M × 18 (CYD36S18V18)
 - 18-Mbit: 1 M × 18 (CYD18S18V18)
 - 9-Mbit: 512 K × 18 (CYD09S18V18)
- Built in deterministic access control to manage address collisions
 - Deterministic flag output upon collision detection
 - Collision detection on back-to-back clock cycles
 - First busy address readback
- Advanced features for improved high speed data transfer and flexibility
 - Variable impedance matching (VIM)
 - Echo clocks
 - Selectable LVTTTL (3.3 V), Extended HSTL (1.4 V to 1.9 V), 1.8 V LVCMOS, or 2.5 V LVCMOS IO on each port
 - Burst counters for sequential memory access
 - Mailbox with interrupt flags for message passing
 - Dual chip enables for easy depth expansion

Functional Description

The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual port static RAMs that are high speed, low power 1.8 V or 1.5 V CMOS. Two ports are provided, enabling simultaneous access to the array. Simultaneous access to a location triggers deterministic access control. For FullFlex72 these ports operate independently with 72-bit bus widths and each port is independently configured for two pipelined stages. Each port is also configured to operate in pipelined or flow through mode.

The advanced features include the following:

- Built in deterministic access control to manage address collisions during simultaneous access to the same memory location
- Variable impedance matching (VIM) to improve data transmission by matching the output driver impedance to the line impedance
- Echo clocks to improve data transfer

To reduce the static power consumption, chip enables power down the internal circuitry. The number of latency cycles before a change in CE0 or CE1 enables or disables the databus matches the number of cycles of read latency selected for the device. For a valid write or read to occur, activate both chip enable inputs on a port.


Each port contains an optional burst counter on the input address register. After externally loading the counter with the initial address, the counter increments the address internally.

Additional device features include a mask register and a mirror register to control counter increments and wrap around. The counter interrupt (CNTINT) flags notify the host that the counter reaches maximum count value on the next clock cycle. The host reads the burst counter internal address, mask register address, and busy address on the address lines. The host also loads the counter with the address stored in the mirror register by using the retransmit functionality. Mailbox interrupt flags are used for message passing, and JTAG boundary scan and asynchronous Master Reset (MRST) are also available. The [Logic Block Diagram on page 2](#) shows these features.

The FullFlex72 is offered in a 484-ball plastic BGA package. The FullFlex36 and FullFlex18 are available in 256-ball fine pitch BGA package except the 36-Mbit devices which are offered in 484-ball plastic BGA package.

Logic Block Diagram

The Logic Block Diagram for FullFlex72, FullFlex36, and FullFlex18 family follows: [1, 2, 3]



Notes

1. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.
2. The FullFlex72 family of devices has 72 data lines. The FullFlex36 family of devices has 36 data lines. The FullFlex18 family of devices has 18 data lines.
3. The FullFlex72 family of devices has eight byte enables. The FullFlex36 family of devices has four byte enables. The FullFlex18 family of devices has two byte enables.

Contents

| | | | |
|--|-----------|--|-----------|
| Selection Guide | 9 | Switching Characteristics | 26 |
| Pin Definitions | 9 | Switching Waveforms | 29 |
| Selectable IO Standard | 11 | Ordering Information | 43 |
| Clocking | 11 | 512 K \times 72 (36-Mbit) 1.8 V/1.5 V Synchronous | |
| Selectable Pipelined or Flow through Mode | 11 | CYD36S72V18 Dual Port SRAM | 43 |
| DLL | 11 | 256 K \times 72 (18-Mbit) 1.8 V/1.5 V Synchronous | |
| Echo Clocking | 11 | CYD18S72V18 Dual Port SRAM | 43 |
| Deterministic Access Control | 11 | 128 K \times 72 (9-Mbit) 1.8 V/1.5 V Synchronous | |
| Variable Impedance Matching | 12 | CYD09S72V18 Dual Port SRAM | 43 |
| Address Counter and Mask Register Operations ^[28] | 13 | 1024 K \times 36 (36-Mbit) 1.8 V/1.5 V Synchronous | |
| Counter Load Operation ^[28] | 13 | CYD36S36V18 Dual Port SRAM | 43 |
| Mask Load Operation ^[28] | 13 | 512 K \times 36 (18-Mbit) 1.8 V/1.5 V Synchronous | |
| Counter Readback Operation | 13 | CYD18S36V18 Dual Port SRAM | 43 |
| Mask Readback Operation | 13 | 256 K \times 36 (9-Mbit) 1.8 V/1.5 V Synchronous | |
| Counter Reset Operation | 13 | CYD09S36V18 Dual Port SRAM | 44 |
| Mask Reset Operation | 13 | 64 K \times 36 (2-Mbit) 1.8 V or 1.5 V Synchronous | |
| Increment Operation ^[31] | 15 | CYD02S36V18 Dual Port SRAM | 44 |
| Hold Operation | 15 | 2048 K \times 18 (36-Mbit) 1.8 V/1.5 V Synchronous | |
| Retransmit | 15 | CYD36S18V18 Dual Port SRAM | 45 |
| Counter Interrupt | 15 | 1024 K \times 18 (18-Mbit) 1.8 V/1.5 V Synchronous | |
| Counting by Two | 15 | CYD18S18V18 Dual Port SRAM | 45 |
| Counting by Four | 15 | 512 K \times 18 (9-Mbit) 1.8 V/1.5 V Synchronous | |
| Mailbox Interrupts | 15 | CYD09S18V18 Dual Port SRAM | 45 |
| Master Reset | 18 | Ordering Code Definitions | 45 |
| IEEE 1149.1 Serial Boundary Scan (JTAG) | 18 | Package Diagrams | 46 |
| Maximum Ratings | 19 | Acronyms | 49 |
| Operating Range | 19 | Document Conventions | 49 |
| Power Supply Requirements | 19 | Units of Measure | 49 |
| Electrical Characteristics | 19 | Document History Page | 50 |
| Electrical Characteristics | 21 | Sales, Solutions, and Legal Information | 53 |
| Thermal Resistance | 24 | Worldwide Sales and Design Support | 53 |
| Electrical Characteristics | 24 | Products | 53 |
| AC Test Load and Waveforms | 25 | PSoC [®] Solutions | 53 |

Figure 1. FullFlex72 SDR 484-ball BGA Pinout (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | |
|-----------|---------------------|---------------------|---------------------------------|--------------------------|--------|--------------------------|--------|--------|-----------------------------|-----------------------------|---------------------------|---------------------------|-----------------------------|-----------------------------|--------|--------|--------------------------|--------|--------------------------|------------------------------|----------------------------|---------------------|-------|
| A | DNU | DQ61L | DQ59L | DQ57L | DQ54L | DQ51L | DQ48L | DQ45L | DQ42L | DQ39L | DQ36L | DQ36R | DQ39R | DQ42R | DQ45R | DQ48R | DQ51R | DQ54R | DQ57R | DQ59R | DQ61R | DNU | |
| B | DQ63L | DQ62L | DQ60L | DQ58L | DQ55L | DQ52L | DQ49L | DQ46L | DQ43L | DQ40L | DQ37L | DQ37R | DQ40R | DQ43R | DQ46R | DQ49R | DQ52R | DQ55R | DQ58R | DQ60R | DQ62R | DQ63R | |
| C | DQ65L | DQ64L | VSS | VSS | DQ56L | DQ53L | DQ50L | DQ47L | DQ44L | DQ41L | DQ38L | DQ38R | DQ41R | DQ44R | DQ47R | DQ50R | DQ53R | DQ56R | VSS | VSS | DQ64R | DQ65R | |
| D | DQ67L | DQ66L | VSS | VSS | VSS | $\overline{\text{CQ1L}}$ | CQ1L | VSS | $\overline{\text{LOWSPDL}}$ | PORTSTD0L | ZQ0L ^[4] | $\overline{\text{BUSYL}}$ | $\overline{\text{CNTINTL}}$ | PORTSTD1L | DNU | CQ1R | $\overline{\text{CQ1R}}$ | VSS | VSS | VSS | DQ66R | DQ67R | |
| E | DQ69L | DQ68L | VDDIOL | VSS | VSS | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VTTL | VTTL | VTTL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | DNU | VSS | VDDIOR | DQ68R | DQ69R | |
| F | DQ71L | DQ70L | CE1L | $\overline{\text{CE0L}}$ | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VCORE | VCORE | VCORE | VCORE | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{CE0R}}$ | CE1R | DQ70R | DQ71R | |
| G | A0L | A1L | $\overline{\text{RET}}\text{L}$ | $\overline{\text{BE4L}}$ | VDDIOL | VDDIOL | VREFL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VREFR | VDDIOR | VDDIOR | $\overline{\text{BE4R}}$ | $\overline{\text{RETR}}$ | A1R | A0R | |
| H | A2L | A3L | $\overline{\text{WRPL}}$ | $\overline{\text{BE5L}}$ | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE5R}}$ | $\overline{\text{WRPR}}$ | A3R | A2R | |
| J | A4L | A5L | $\overline{\text{READYL}}$ | $\overline{\text{BE6L}}$ | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE6R}}$ | $\overline{\text{READYR}}$ | A5R | A4R | |
| K | A6L | A7L | ZQ1L ^[4, 5] | $\overline{\text{BE7L}}$ | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VDDIOR | $\overline{\text{BE7R}}$ | ZQ1R ^[4, 5] | A7R | A6R | |
| L | A8L | A9L | CL | $\overline{\text{OEL}}$ | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | $\overline{\text{OER}}$ | CR | A9R | A8R | |
| M | A10L | A11L | VSS | $\overline{\text{BE3L}}$ | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | $\overline{\text{BE3R}}$ | VSS | A11R | A10R | |
| N | A12L | A13L | $\overline{\text{ADSL}}$ | $\overline{\text{BE2L}}$ | VDDIOL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | $\overline{\text{BE2R}}$ | $\overline{\text{ADSR}}$ | A13R | A12R | |
| P | A14L | A15L | $\overline{\text{CNT/MSKL}}$ | $\overline{\text{BE1L}}$ | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE1R}}$ | $\overline{\text{CNT/MSKR}}$ | A15R | A14R | |
| R | A16L ^[8] | A17L ^[7] | $\overline{\text{CNTENL}}$ | $\overline{\text{BE0L}}$ | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE0R}}$ | $\overline{\text{CNTENR}}$ | A17R ^[7] | A16R ^[8] | |
| T | A18L ^[6] | DNU | $\overline{\text{CNTRSTL}}$ | $\overline{\text{INTL}}$ | VDDIOL | VDDIOL | VREFL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VREFR | VDDIOR | VDDIOR | $\overline{\text{INTR}}$ | $\overline{\text{CNTRSTR}}$ | DNU | A18R ^[6] | |
| U | DQ35L | DQ34L | $\overline{\text{R/WL}}$ | CQENL | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VCORE | VCORE | VCORE | VCORE | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | CQENR | $\overline{\text{R/WR}}$ | DQ34R | DQ35R | |
| V | DQ33L | DQ32L | $\overline{\text{FTSELL}}$ | VDDIOL | DNU | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VTTL | VTTL | VTTL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{TRST}}$ | VDDIOR | $\overline{\text{FTSELR}}$ | DQ32R | DQ33R |
| W | DQ31L | DQ30L | VSS | $\overline{\text{MRST}}$ | VSS | $\overline{\text{CQ0L}}$ | CQ0L | DNU | PORTSTD1R | $\overline{\text{CNTINTR}}$ | $\overline{\text{BUSYR}}$ | ZQ0R ^[4] | PORTSTD0R | $\overline{\text{LOWSPDR}}$ | VSS | CQ0R | $\overline{\text{CQ0R}}$ | VSS | TDI | TDO | DQ30R | DQ31R | |
| Y | DQ29L | DQ28L | VSS | VSS | DQ20L | DQ17L | DQ14L | DQ11L | DQ8L | DQ5L | DQ2L | DQ2R | DQ5R | DQ8R | DQ11R | DQ14R | DQ17R | DQ20R | TMS | TCK | DQ28R | DQ29R | |
| AA | DQ27L | DQ26L | DQ24L | DQ22L | DQ19L | DQ16L | DQ13L | DQ10L | DQ7L | DQ4L | DQ1L | DQ1R | DQ4R | DQ7R | DQ10R | DQ13R | DQ16R | DQ19R | DQ22R | DQ24R | DQ26R | DQ27R | |
| AB | DNU | DQ25L | DQ23L | DQ21L | DQ18L | DQ15L | DQ12L | DQ9L | DQ6L | DQ3L | DQ0L | DQ0R | DQ3R | DQ6R | DQ9R | DQ12R | DQ15R | DQ18R | DQ21R | DQ23R | DQ25R | DNU | |

Notes

- Leave this ball unconnected to disable VIM.
- This ball is applicable only for 36-Mbit and DNU for 18-Mbit and lower densities.
- Leave this Ball unconnected for CYD18S72V18 and CYD09S72V18.
- Leave this Ball unconnected for CYD09S72V18.
- Leave this Ball unconnected for CYD04S72V18.

Figure 2. FullFlex36 SDR 484-ball BGA Pinout (Top View)^[9]

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | |
|-----------|------|------|-------------------------------------|----------------------------------|--------|---------------------------------|--------|--------|-----------------------------|-----------------------------|---------------------------|---------------------------|-----------------------------|-----------------------------|--------|--------|--------------------------|--------|---------------------------------|-------------------------------------|---------------------------------|------|-----|
| A | DNU | DNU | DNU | DNU | DNU | DQ33L | DQ30L | DQ27L | DQ24L | DQ21L | DQ18L | DQ18R | DQ21R | DQ24R | DQ27R | DQ30R | DQ33R | DNU | DNU | DNU | DNU | DNU | |
| B | DNU | DNU | DNU | DNU | DNU | DQ34L | DQ31L | DQ28L | DQ25L | DQ22L | DQ19L | DQ19R | DQ22R | DQ25R | DQ28R | DQ31R | DQ34R | DNU | DNU | DNU | DNU | DNU | |
| C | DNU | DNU | VSS | VSS | DNU | DQ35L | DQ32L | DQ29L | DQ26L | DQ23L | DQ20L | DQ20R | DQ23R | DQ26R | DQ29R | DQ32R | DQ35R | DNU | VSS | VSS | DNU | DNU | |
| D | DNU | DNU | VSS | VSS | VSS | $\overline{\text{CQ1L}}$ | CQ1L | VSS | $\overline{\text{LOWSPDL}}$ | PORTSTD0L | ZQ0L ^[10] | $\overline{\text{BUSYL}}$ | $\overline{\text{CNTINTL}}$ | PORTSTD1L | DNU | CQ1R | $\overline{\text{CQ1R}}$ | VSS | VSS | VSS | DNU | DNU | |
| E | DNU | DNU | VDDIOL | VSS | VSS | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VTTL | VTTL | VTTL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | DNU | VSS | VDDIOR | DNU | DNU |
| F | DNU | DNU | CE1L | $\overline{\text{CE0L}}$ | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{CE0R}}$ | CE1R | DNU | DNU |
| G | A0L | A1L | $\overline{\text{RET}}\text{L}$ | $\overline{\text{BE2}}\text{L}$ | VDDIOL | VDDIOR | VREFL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VREFR | VDDIOR | VDDIOR | $\overline{\text{BE2}}\text{R}$ | $\overline{\text{RETR}}$ | A1R | A0R | |
| H | A2L | A3L | $\overline{\text{WR}}\text{PL}$ | $\overline{\text{BE3}}\text{L}$ | VDDIOL | VDDIOR | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE3}}\text{R}$ | $\overline{\text{WR}}\text{PR}$ | A3R | A2R | |
| J | A4L | A5L | $\overline{\text{READY}}\text{L}$ | DNU | VDDIOL | VDDIOR | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | DNU | $\overline{\text{READY}}\text{R}$ | A5R | A4R | |
| K | A6L | A7L | ZQ1L ^[10] | DNU | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VDDIOR | DNU | ZQ1R ^[10] | A7R | A6R | |
| L | A8L | A9L | CL | $\overline{\text{OE}}\text{L}$ | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | $\overline{\text{OE}}\text{R}$ | CR | A9R | A8R | |
| M | A10L | A11L | VSS | DNU | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | DNU | VSS | A11R | A10R | |
| N | A12L | A13L | $\overline{\text{ADS}}\text{L}$ | DNU | VDDIOL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | DNU | $\overline{\text{ADSR}}$ | A13R | A12R | |
| P | A14L | A15L | $\overline{\text{CNT/MSK}}\text{L}$ | $\overline{\text{BE1}}\text{L}$ | VDDIOL | VDDIOR | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE1}}\text{R}$ | $\overline{\text{CNT/MSK}}\text{R}$ | A15R | A14R | |
| R | A16L | A17L | $\overline{\text{CNTEN}}\text{L}$ | $\overline{\text{BE0}}\text{L}$ | VDDIOL | VDDIOR | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | $\overline{\text{BE0}}\text{R}$ | $\overline{\text{CNTEN}}\text{R}$ | A17R | A16R | |
| T | A18L | A19L | $\overline{\text{CNRST}}\text{L}$ | $\overline{\text{INT}}\text{L}$ | VDDIOL | VDDIOR | VREFL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VREFR | VDDIOR | VDDIOR | $\overline{\text{INTR}}$ | $\overline{\text{CNRSTR}}$ | A19R | A18R | |
| U | DNU | DNU | $\overline{\text{R/W}}\text{L}$ | CQENL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VCORE | VCORE | VCORE | VCORE | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | CQENR | $\overline{\text{R/W}}\text{R}$ | DNU | DNU |
| V | DNU | DNU | $\overline{\text{FTSELL}}\text{L}$ | VDDIOL | DNU | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VTTL | VTTL | VTTL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{TRST}}$ | VDDIOR | $\overline{\text{FTSELR}}$ | DNU | DNU |
| W | DNU | DNU | VSS | $\overline{\text{MRST}}\text{L}$ | VSS | $\overline{\text{CQ0}}\text{L}$ | CQ0L | DNU | PORTSTD1R | $\overline{\text{CNTINTR}}$ | $\overline{\text{BUSYR}}$ | ZQ0R ^[10] | PORTSTD0R | $\overline{\text{LOWSPDR}}$ | VSS | CQ0R | $\overline{\text{CQ0R}}$ | VSS | TDI | TDO | DNU | DNU | |
| Y | DNU | DNU | VSS | VSS | DNU | DQ17L | DQ14L | DQ11L | DQ8L | DQ5L | DQ2L | DQ2R | DQ5R | DQ8R | DQ11R | DQ14R | DQ17R | DNU | TMS | TCK | DNU | DNU | |
| AA | DNU | DNU | DNU | DNU | DNU | DQ16L | DQ13L | DQ10L | DQ7L | DQ4L | DQ1L | DQ1R | DQ4R | DQ7R | DQ10R | DQ13R | DQ16R | DNU | DNU | DNU | DNU | DNU | |
| AB | DNU | DNU | DNU | DNU | DNU | DQ15L | DQ12L | DQ9L | DQ6L | DQ3L | DQ0L | DQ0R | DQ3R | DQ6R | DQ9R | DQ12R | DQ15R | DNU | DNU | DNU | DNU | DNU | |

Notes

- 9. Use this pinout only for device CYD36S36V18 of the FullFlex36 family.
- 10. Leave this ball unconnected to disable VIM.

Figure 3. FullFlex18 SDR 484-ball BGA Pinout (Top View)^[11]

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | | |
|-----------|------|------|---|--|--------|--|--------|--------|-----------------------------|---|---|---------------------------|-----------------------------|---|--------|--------|--|--------|-------------------------|---|--|--|------|------|
| A | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DQ15L | DQ12L | DQ9L | DQ9R | DQ12R | DQ15R | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | |
| B | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DQ16L | DQ13L | DQ10L | DQ10R | DQ13R | DQ16R | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | |
| C | DNU | DNU | VSS | VSS | DNU | DNU | DNU | DNU | DQ17L | DQ14L | DQ11L | DQ11R | DQ14R | DQ17R | DNU | DNU | DNU | DNU | VSS | VSS | DNU | DNU | DNU | |
| D | DNU | DNU | VSS | VSS | VSS | $\overline{\text{CQ1L}}$ | CQ1L | VSS | $\overline{\text{LOWSPDL}}$ | PORTSTD0L | ZQ0L ^[12] | $\overline{\text{BUSYL}}$ | $\overline{\text{CNTINTL}}$ | PORTSTD1L | DNU | CQ1R | $\overline{\text{CQ1R}}$ | VSS | VSS | VSS | DNU | DNU | DNU | |
| E | DNU | DNU | VDDIOL | VSS | VSS | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VTTL | VTTL | VTTL | VDDIOL | VDDIOL | VDDIOL | VDDIOL | DNU | VSS | VDDIOR | DNU | DNU | |
| F | DNU | DNU | CE1L | $\overline{\text{CE0L}}$ | VDDIOL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VCORE | VCORE | VCORE | VCORE | VDDIOL | VDDIOL | VDDIOL | VDDIOR | VDDIOR | $\overline{\text{CE0R}}$ | CE1R | DNU | DNU | |
| G | A0L | A1L | $\overline{\text{RET}}\overline{\text{L}}$ | $\overline{\text{BE1}}\overline{\text{L}}$ | VDDIOL | VDDIOL | VREFL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VREFR | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{BE1}}\overline{\text{R}}$ | $\overline{\text{RETR}}$ | A1R | A0R | |
| H | A2L | A3L | $\overline{\text{WRP}}\overline{\text{L}}$ | DNU | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | DNU | $\overline{\text{WRP}}\overline{\text{R}}$ | A3R | A2R | DNU | |
| J | A4L | A5L | $\overline{\text{READY}}\overline{\text{L}}$ | DNU | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | DNU | $\overline{\text{READY}}\overline{\text{R}}$ | A5R | A4R | DNU | |
| K | A6L | A7L | ZQ1L ^[12] | DNU | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VDDIOR | DNU | ZQ1R ^[12] | A7R | A6R | DNU | |
| L | A8L | A9L | CL | $\overline{\text{OEL}}$ | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | $\overline{\text{OER}}$ | CR | A9R | A8R | DNU | |
| M | A10L | A11L | VSS | DNU | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | DNU | VSS | A11R | A10R | DNU | |
| N | A12L | A13L | $\overline{\text{ADS}}\overline{\text{L}}$ | DNU | VDDIOL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | DNU | $\overline{\text{ADSR}}$ | A13R | A12R | DNU | |
| P | A14L | A15L | $\overline{\text{CNT}}\overline{\text{MSK}}\overline{\text{L}}$ | DNU | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | DNU | $\overline{\text{CNT}}\overline{\text{MSK}}\overline{\text{R}}$ | A15R | A14R | DNU | |
| R | A16L | A17L | $\overline{\text{CNTEN}}\overline{\text{L}}$ | $\overline{\text{BE0}}\overline{\text{L}}$ | VDDIOL | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{BE0}}\overline{\text{R}}$ | $\overline{\text{CNTEN}}\overline{\text{R}}$ | A17R | A16R | DNU |
| T | A18L | A19L | $\overline{\text{CNR}}\overline{\text{ST}}\overline{\text{L}}$ | $\overline{\text{INT}}\overline{\text{L}}$ | VDDIOL | VDDIOL | VREFL | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VREFR | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{INTR}}$ | $\overline{\text{CNR}}\overline{\text{STR}}$ | A19R | A18R | DNU |
| U | A20L | DNU | $\overline{\text{R}}\overline{\text{WL}}$ | CQENL | VDDIOL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VCORE | VCORE | VCORE | VCORE | VDDIOL | VDDIOL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | CQENR | $\overline{\text{R}}\overline{\text{WR}}$ | DNU | A20R |
| V | DNU | DNU | $\overline{\text{FTSEL}}\overline{\text{L}}$ | VDDIOL | DNU | VDDIOR | VDDIOR | VDDIOR | VDDIOR | VTTL | VTTL | VTTL | VDDIOL | VDDIOL | VDDIOL | VDDIOL | VDDIOR | VDDIOR | VDDIOR | $\overline{\text{TRST}}$ | VDDIOR | $\overline{\text{FTSEL}}\overline{\text{R}}$ | DNU | DNU |
| W | DNU | DNU | VSS | $\overline{\text{MRST}}$ | VSS | $\overline{\text{CQ0}}\overline{\text{L}}$ | CQ0L | DNU | PORTSTD1R | $\overline{\text{CNTIN}}\overline{\text{TR}}$ | $\overline{\text{BUSY}}\overline{\text{R}}$ | ZQ0R ^[12] | PORTSTD0R | $\overline{\text{LOWSPD}}\overline{\text{R}}$ | VSS | CQ0R | $\overline{\text{CQ0}}\overline{\text{R}}$ | VSS | TDI | TDO | DNU | DNU | DNU | |
| Y | DNU | DNU | VSS | VSS | DNU | DNU | DNU | DNU | DQ8L | DQ5L | DQ2L | DQ2R | DQ5R | DQ8R | DNU | DNU | DNU | DNU | DNU | TMS | TCK | DNU | DNU | |
| AA | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DQ7L | DQ4L | DQ1L | DQ1R | DQ4R | DQ7R | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | |
| AB | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DQ6L | DQ3L | DQ0L | DQ0R | DQ3R | DQ6R | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | DNU | |

Notes

- 11. Use this pinout only for device CYD36S18V18 of the FullFlex18 family.
- 12. Leave this ball unconnected to disable VIM.

Figure 4. FullFlex36 SDR 256-ball BGA (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|---|----------------------|----------------------|-------------------------------------|------------------------------------|----------------------------------|------------------------------------|--------|---------------------------------|---------------------------------|----------------------|------------------------------------|-----------------------------------|------------------------------------|-------------------------------------|----------------------|----------------------|
| A | DQ32L | DQ30L | DQ28L | DQ26L | DQ24L | DQ22L | DQ20L | DQ18L | DQ18R | DQ20R | DQ22R | DQ24R | DQ26R | DQ28R | DQ30R | DQ32R |
| B | DQ33L | DQ31L | DQ29L | DQ27L | DQ25L | DQ23L | DQ21L | DQ19L | DQ19R | DQ21R | DQ23R | DQ25R | DQ27R | DQ29R | DQ31R | DQ33R |
| C | DQ34L | DQ35L | $\overline{\text{RET}}\text{L}$ | $\overline{\text{INT}}\text{L}$ | CQ1L | $\overline{\text{CQ}}\text{1L}$ | DNU | $\overline{\text{TR}}\text{ST}$ | $\overline{\text{MR}}\text{ST}$ | ZQ0R ^[13] | $\overline{\text{CQ}}\text{1R}$ | CQ1R | $\overline{\text{IN}}\text{TR}$ | $\overline{\text{RE}}\text{TR}$ | DQ35R | DQ34R |
| D | A0L | A1L | $\overline{\text{WR}}\text{PL}$ | VREFL | $\overline{\text{FT}}\text{SEL}$ | $\overline{\text{LOW}}\text{SPDL}$ | VSS | VTTL | VTTL | VSS | $\overline{\text{LOW}}\text{SPDR}$ | $\overline{\text{FT}}\text{SELR}$ | VREFR | $\overline{\text{WR}}\text{PR}$ | A1R | A0R |
| E | A2L | A3L | $\overline{\text{CE}}\text{0L}$ | CE1L | VDDIOL | VDDIOL | VDDIOL | VCORE | VCORE | VDDIOR | VDDIOR | VDDIOR | CE1R | $\overline{\text{CE}}\text{0R}$ | A3R | A2R |
| F | A4L | A5L | $\overline{\text{CNT}}\text{INTL}$ | $\overline{\text{BE}}\text{3L}$ | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | $\overline{\text{BE}}\text{3R}$ | $\overline{\text{CNT}}\text{INTR}$ | A5R | A4R |
| G | A6L | A7L | $\overline{\text{BUS}}\text{YL}$ | $\overline{\text{BE}}\text{2L}$ | ZQ0L ^[13] | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | $\overline{\text{BE}}\text{2R}$ | $\overline{\text{BUS}}\text{YR}$ | A7R | A6R |
| H | A8L | A9L | CL | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | CR | A9R | A8R |
| J | A10L | A11L | VSS | PORTSTD1L | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | PORTSTD1R | VSS | A11R | A10R |
| K | A12L | A13L | $\overline{\text{OE}}\text{L}$ | $\overline{\text{BE}}\text{1L}$ | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | $\overline{\text{BE}}\text{1R}$ | $\overline{\text{OE}}\text{R}$ | A13R | A12R |
| L | A14L | A15L | $\overline{\text{AD}}\text{SL}$ | $\overline{\text{BE}}\text{0L}$ | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | $\overline{\text{BE}}\text{0R}$ | $\overline{\text{AD}}\text{SR}$ | A15R | A14R |
| M | A16L ^[16] | A17L ^[15] | $\overline{\text{R}}\text{WL}$ | CQENL | VDDIOL | VDDIOL | VDDIOL | VCORE | VCORE | VDDIOR | VDDIOR | VDDIOR | CQENR | $\overline{\text{R}}\text{WR}$ | A17R ^[15] | A16R ^[16] |
| N | A18L ^[14] | DNU | $\overline{\text{CNT}}\text{/MSKL}$ | VREFL | PORTSTD0L | $\overline{\text{READ}}\text{YL}$ | DNU | VTTL | VTTL | DNU | $\overline{\text{READ}}\text{YR}$ | PORTSTD0R | VREFR | $\overline{\text{CNT}}\text{/MSKR}$ | DNU | A18R ^[14] |
| P | DQ16L | DQ17L | $\overline{\text{CNT}}\text{ENL}$ | $\overline{\text{CN}}\text{TRSTL}$ | CQ0L | $\overline{\text{CQ}}\text{0L}$ | TCK | TMS | TDO | TDI | $\overline{\text{CQ}}\text{0R}$ | CQ0R | $\overline{\text{CN}}\text{TRSTR}$ | $\overline{\text{CNT}}\text{ENR}$ | DQ17R | DQ16R |
| R | DQ15L | DQ13L | DQ11L | DQ9L | DQ7L | DQ5L | DQ3L | DQ1L | DQ1R | DQ3R | DQ5R | DQ7R | DQ9R | DQ11R | DQ13R | DQ15R |
| T | DQ14L | DQ12L | DQ10L | DQ8L | DQ6L | DQ4L | DQ2L | DQ0L | DQ0R | DQ2R | DQ4R | DQ6R | DQ8R | DQ10R | DQ12R | DQ14R |

Notes

- 13. Leave this ball unconnected to disable VIM.
- 14. Leave this ball unconnected for CYD09S36V18 and CYD02S36V18.
- 15. Leave this ball unconnected for CYD02S36V18.
- 16. Leave this ball unconnected for CYD02S36V18.

Figure 5. FullFlex18 SDR 256-ball BGA (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|---|----------------------|----------------------|------------------------------|-----------------------------|----------------------------|-----------------------------|--------|--------------------------|--------------------------|----------------------|-----------------------------|----------------------------|-----------------------------|------------------------------|----------------------|----------------------|
| A | DNU | DNU | DNU | DQ17L | DQ16L | DQ13L | DQ12L | DQ9L | DQ9R | DQ12R | DQ13R | DQ16R | DQ17R | DNU | DNU | DNU |
| B | DNU | DNU | DNU | DNU | DQ15L | DQ14L | DQ11L | DQ10L | DQ10R | DQ11R | DQ14R | DQ15R | DNU | DNU | DNU | DNU |
| C | DNU | DNU | $\overline{\text{RETL}}$ | $\overline{\text{INTL}}$ | $\overline{\text{CQ1L}}$ | $\overline{\text{CQ1L}}$ | DNU | $\overline{\text{TRST}}$ | $\overline{\text{MRST}}$ | ZQ0R ^[17] | $\overline{\text{CQ1R}}$ | $\overline{\text{CQ1R}}$ | $\overline{\text{INTR}}$ | $\overline{\text{RETR}}$ | DNU | DNU |
| D | A0L | A1L | $\overline{\text{WRPL}}$ | VREFL | $\overline{\text{FTSELL}}$ | $\overline{\text{LOWSPDL}}$ | VSS | VTTL | VTTL | VSS | $\overline{\text{LOWSPDR}}$ | $\overline{\text{FTSELR}}$ | VREFR | $\overline{\text{WRPR}}$ | A1R | A0R |
| E | A2L | A3L | $\overline{\text{CE0L}}$ | CE1L | VDDIOL | VDDIOL | VDDIOL | VCORE | VCORE | VDDIOR | VDDIOR | VDDIOR | CE1R | $\overline{\text{CE0R}}$ | A3R | A2R |
| F | A4L | A5L | $\overline{\text{CNTINTL}}$ | DNU | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | DNU | $\overline{\text{CNTINTR}}$ | A5R | A4R |
| G | A6L | A7L | $\overline{\text{BUSYL}}$ | DNU | ZQ0L ^[17] | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | DNU | $\overline{\text{BUSYR}}$ | A7R | A6R |
| H | A8L | A9L | CL | VTTL | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | VTTL | CR | A9R | A8R |
| J | A10L | A11L | VSS | PORTSTD1L | VCORE | VSS | VSS | VSS | VSS | VSS | VSS | VCORE | PORTSTD1R | VSS | A11R | A10R |
| K | A12L | A13L | $\overline{\text{OEL}}$ | $\overline{\text{BE1L}}$ | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | $\overline{\text{BE1R}}$ | $\overline{\text{OER}}$ | A13R | A12R |
| L | A14L | A15L | $\overline{\text{ADSL}}$ | $\overline{\text{BE0L}}$ | VDDIOL | VSS | VSS | VSS | VSS | VSS | VSS | VDDIOR | $\overline{\text{BE0R}}$ | $\overline{\text{ADSR}}$ | A15R | A14R |
| M | A16L | A17L | $\overline{\text{RWL}}$ | CQENL | VDDIOL | VDDIOL | VDDIOL | VCORE | VCORE | VDDIOR | VDDIOR | VDDIOR | CQENR | $\overline{\text{RWR}}$ | A17R | A16R |
| N | A18L ^[19] | A19L ^[18] | $\overline{\text{CNT/MSKL}}$ | VREFL | PORTSTD0L | $\overline{\text{READYL}}$ | DNU | VTTL | VTTL | DNU | $\overline{\text{READYR}}$ | PORTSTD0R | VREFR | $\overline{\text{CNT/MSKR}}$ | A19R ^[18] | A18R ^[19] |
| P | DNU | DNU | $\overline{\text{CNTENL}}$ | $\overline{\text{CNTRSTL}}$ | CQ0L | $\overline{\text{CQ0L}}$ | TCK | TMS | TDO | TDI | $\overline{\text{CQ0R}}$ | CQ0R | $\overline{\text{CNTRSTR}}$ | $\overline{\text{CNTENR}}$ | DNU | DNU |
| R | DNU | DNU | DNU | DNU | DQ6L | DQ5L | DQ2L | DQ1L | DQ1R | DQ2R | DQ5R | DQ6R | DNU | DNU | DNU | DNU |
| T | DNU | DNU | DNU | DQ8L | DQ7L | DQ4L | DQ3L | DQ0L | DQ0R | DQ3R | DQ4R | DQ7R | DQ8R | DNU | DNU | DNU |

Notes

- 17. Leave this ball unconnected to disable VIM.
- 18. Leave this ball unconnected for CYD09S18V18.
- 19. Leave this ball unconnected for CYD04S18V18.

Selection Guide

| Parameter | -200 | -167 | Unit |
|---|---------------------|---------------------|------|
| $f_{MAX}^{[21]}$ | 200 | 167 | MHz |
| Maximum access time (clock to data) | 3.3 | 4.0 | ns |
| Typical operating current I_{CC} | 800 ^[20] | 700 ^[20] | mA |
| Typical standby current for I_{SB3} (both ports CMOS level) | 210 ^[20] | 210 ^[20] | mA |

Pin Definitions

| Left Port | Right Port | Description |
|------------------------|------------------------|---|
| A[20:0] _L | A[20:0] _R | Address inputs. ^[22] |
| DQ[71:0] _L | DQ[71:0] _R | Data bus input and output. ^[23] |
| $\overline{BE}[7:0]_L$ | $\overline{BE}[7:0]_R$ | Byte select inputs. ^[24] Asserting these signals enables read and write operations to the corresponding bytes of the memory array. |
| \overline{BUSY}_L | \overline{BUSY}_R | Port busy output. When there is an address match and both chip enables are active for both ports, an external BUSY signal is asserted on the fifth clock cycles from when the collision occurs. |
| C_L | C_R | Clock signal. Maximum clock input rate is f_{MAX} . |
| $\overline{CE0}_L$ | $\overline{CE0}_R$ | Active LOW chip enable input. |
| $CE1_L$ | $CE1_R$ | Active HIGH chip enable input. |
| $CQEN_L$ | $CQEN_R$ | Echo clock enable input. Assert HIGH to enable echo clocking on respective port. |
| $CQ0_L$ | $CQ0_R$ | Echo clock signal output for DQ[35:0] for FullFlex72 devices. Echo clock signal output for DQ[17:0] for FullFlex36 devices. Echo clock signal output for DQ[8:0] for FullFlex18 devices. |
| $\overline{CQ0}_L$ | $\overline{CQ0}_R$ | Inverted echo clock signal output for DQ[35:0] for FullFlex72 devices. Inverted echo clock signal output for DQ[17:0] for FullFlex36 devices. Inverted echo clock signal output for DQ[8:0] for FullFlex18 devices. |
| $CQ1_L$ | $CQ1_R$ | Echo clock signal output for DQ[71:36] for FullFlex72 devices. Echo clock signal output for DQ[35:18] for FullFlex36 devices. Echo clock signal output for DQ[17:9] for FullFlex18 devices. |
| $\overline{CQ1}_L$ | $\overline{CQ1}_R$ | Inverted echo clock signal output for DQ[71:36] for FullFlex72 devices. Inverted echo clock signal output for DQ[35:18] for FullFlex36 devices. Inverted echo clock signal output for DQ[17:9] for FullFlex18 devices. |
| $ZQ[1:0]_L$ | $ZQ[1:0]_R$ | VIM output impedance matching input. ^[25] To use, connect a calibrating resistor between ZQ and ground. The resistor must be five times larger than the intended line impedance driven by the dual port. Assert HIGH or leave DNU to disable VIM. |
| \overline{OE}_L | \overline{OE}_R | Output enable input. This asynchronous signal must be asserted LOW to enable the DQ data pins during read operations. |
| \overline{INT}_L | \overline{INT}_R | Mailbox interrupt flag output. The mailbox permits communications between ports. The upper two memory locations are used for message passing. \overline{INT}_L is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox. |
| \overline{LowSPD}_L | \overline{LowSPD}_R | Port low speed select input. Assert this pin LOW to disable the DLL. In flow through mode, this pin needs to be asserted low. |

Notes

20. For 18 Mbit x72 commercial configuration only, refer to [Electrical Characteristics on page 19](#) for complete information.

21. SDR mode with two pipelined stages.

22. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.

23. The FullFlex72 family of devices has 72 data lines. The FullFlex36 family of devices has 36 data lines. The FullFlex18 family of devices has 18 data lines.

24. The FullFlex72 family of devices has eight byte enables. The FullFlex36 family of devices has four byte enables. The FullFlex18 family of devices has two byte enables.

25. The pin ZQ[1] is applicable only for 36 Mbit devices. This pin is DNU for 18 Mbit and lower density devices.

Pin Definitions (continued)

| Left Port | Right Port | Description |
|---|---|--|
| PORTSTD[1:0] _L ^[26] | PORTSTD[1:0] _R ^[26] | Port clock/Address/Control/Data/Echo clock/I/O standard select input. Assert these pins LOW/LOW for LVTTTL, LOW/HIGH for HSTL, HIGH/LOW for 2.5 V LVCMOS, and HIGH/HIGH for 1.8 V LVCMOS, respectively. These pins are driven by VTTTL referenced levels. |
| R/W _L | R/W _R | Read/Write enable input. Assert this pin LOW to write to, or HIGH to read from the dual port memory array. |
| READY _L | READY _R | Port DLL ready output. This signal is asserted LOW when the DLL and variable impedance matching circuits complete calibration. This is a wired OR capable output. |
| CNT/MSK _L | CNT/MSK _R | Port counter/Mask select input. Counter control input. |
| ADS _L | ADS _R | Port counter address load strobe input. Counter control input. |
| CNTEN _L | CNTEN _R | Port counter enable input. Counter control input. |
| CNTRST _L | CNTRST _R | Port counter reset input. Counter control input. |
| CNTINT _L | CNTINT _R | Port counter interrupt output. This pin is asserted LOW one cycle before the unmasked portion of the counter is incremented to all "1s". |
| WRP _L | WRP _R | Port counter wrap input. When the burst counter reaches the maximum count, on the next counter increment WRP is set LOW to load the unmasked counter bits to 0. It is set HIGH to load the counter with the value stored in the mirror register. |
| RET _L | RET _R | Port counter retransmit input. Assert this pin LOW to reload the initial address for repeated access to the same segment of memory. |
| VREF _L | VREF _R | Port external HSTL IO reference input. This pin is left DNU when HSTL is not used. |
| VDDIO _L | VDDIO _R | Port data IO power supply. |
| FTSEL _L | FTSEL _R | Port flow through mode select input. Assert this pin LOW to select flow through mode. Assert this pin HIGH to select Pipelined mode. |
| MRST | | Master reset input. MRST is an asynchronous input signal and affects both ports. Asserting MRST LOW performs all of the reset functions as described in the text. A MRST operation is required at power up. This pin is driven by a VDDIO _L referenced signal. |
| TMS | | JTAG test mode select input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK. Operation for LVTTTL or 2.5 V LVCMOS. |
| TDI | | JTAG test data input. Data on the TDI input is shifted serially into selected registers. Operation for LVTTTL or 2.5 V LVCMOS. |
| TRST | | JTAG reset input. Operation for LVTTTL or 2.5 V LVCMOS. |
| TCK | | JTAG test clock input. Operation for LVTTTL or 2.5 V LVCMOS. |
| TDO | | JTAG test data output. TDO transitions occur on the falling edge of TCK. TDO is normally tri-stated except when captured data is shifted out of the JTAG TAP. Operation for LVTTTL or 2.5 V LVCMOS. |
| VSS | | Ground inputs. |
| VCORE | | Device core power supply. |
| VTTTL | | LVTTTL power supply. |

Note

26. PORTSTD[1:0]_L and PORTSTD[1:0]_R have internal pull-down resistors.

Selectable IO Standard

The FullFlex device families offer the option to choose one of the four port standards for the device. Each port independently selects standards from single ended HSTL class I, single ended LVTTTL, 2.5 V LVCMOS, or 1.8 V LVCMOS. The selection of the standard is determined by the PORTSTD pins for each port. These pins must be connected to an LVTTTL power supply. This determines the input clock, address, control, data, and Echo clock standard for each port as shown in Table 1.

Table 1. Port Standard Selection

| PORTSTD1 | PORTSTD0 | I/O Standard |
|----------|----------|--------------|
| VSS | VSS | LVTTTL |
| VSS | VTTL | HSTL |
| VTTL | VSS | 2.5 V LVCMOS |
| VTTL | VTTL | 1.8 V LVCMOS |

Clocking

Separate clocks synchronize the operations on each port. Each port has one clock input C. In this mode, all the transactions on the address, control, and data are on the C rising edge. All transactions on the address, control, data input, output, and byte enables occur on the C rising edge.

Table 2. Data Pin Assignment

| \overline{BE} Pin Name | Data Pin Name |
|--------------------------|---------------|
| $\overline{BE}[7]$ | DQ[71:63] |
| $\overline{BE}[6]$ | DQ[62:54] |
| $\overline{BE}[5]$ | DQ[53:45] |
| $\overline{BE}[4]$ | DQ[44:36] |
| $\overline{BE}[3]$ | DQ[35:27] |
| $\overline{BE}[2]$ | DQ[26:18] |
| $\overline{BE}[1]$ | DQ[17:9] |
| $\overline{BE}[0]$ | DQ[8:0] |

Selectable Pipelined or Flow through Mode

To meet data rate and throughput requirements, the FullFlex families offer selectable pipelined or flow through mode. Echo clocks are not supported in flow through mode and the DLL must be disabled.

Flow through mode is selected by the \overline{FTSEL} pin. Strapping this pin HIGH selects pipelined mode. Strapping this pin LOW selects flow through mode.

DLL

The FullFlex families of devices have an on-chip DLL. Enabling the DLL reduces the clock to data valid (t_{CD}) time enabling more setup time for the receiving device. In flow through mode, the DLL must be disabled. This is selectable by strapping LowSPD low.

Whenever the operating frequency is altered beyond the Clock Input Cycle to Cycle Jitter specification, reset the DLL, followed by 1024 clocks before any valid operation.


LowSPD pins are used to reset the DLLs for a single port independent of all other circuitry. MRST is used to reset all DLLs on the chip. For more information on DLL lock and reset time, see [Master Reset on page 18](#).

Echo Clocking

As the speed of data increases, on-board delays caused by parasitics make it extremely difficult to provide accurate clock trees. To counter this problem, the FullFlex families incorporate Echo Clocks. Echo Clocks are enabled on a per port basis. The dual port receives input clocks that are used to clock in the address and control signals for a read operation. The dual port retransmits the input clocks relative to the data output. The buffered clocks are provided on the CQ1/CQ1 and CQ0/CQ0 outputs. Each port has a pair of Echo clocks. Each clock is associated with half the data bits. The output clock matches the corresponding ports IO configuration.

To enable echo clock outputs, tie CQEN HIGH. To disable echo clock outputs, tie CQEN LOW.

Figure 6. SDR Echo Clock Delay



Deterministic Access Control

Deterministic Access Control is provided for ease of design. The circuitry detects when both ports access the same location and provides an external BUSY flag to the port on which data is corrupted. The collision detection logic saves the address in conflict (Busy Address) to a readable register. In the case of multiple collisions, the first busy address is written to the busy address register.

If both ports access the same location at the same time and only one port is doing a write, if t_{CCS} is met, then the data written to and read from the address is valid data. For example, if the right port is reading and the left port is writing and the left ports clock meets t_{CCS} , then the data read from the address by the right port is the old data. In the same case, if the right ports clock meets t_{CCS} , then the data read out of the address from the right port is the new data. In the above case, if t_{CCS} is violated by the either ports clock with respect to the other port and the right port gets the external BUSY flag, the data from the right port is corrupted. [Table 3 on page 12](#) shows the t_{CCS} timing that must be met to guarantee the data.

[Table 4 on page 12](#) shows that, in the case of the left port writing and the right port reading, when an external BUSY flag is asserted on the right port, the data read out of the device is not guaranteed.

The value in the busy address register is read back to the address lines. The required input control signals for this function are shown in [Table 7 on page 14](#). The value in the busy address register is read out to the address lines t_{CA} after the same amount of latency as a data read operation. After an initial address match, the BUSY flag is asserted and the address under contention is saved in the busy address register. All the following

address matches enable to generate the $\overline{\text{BUSY}}$ flag. However, none of the addresses are saved into the busy address register. When a busy readback is performed, the address of the first

match that happens at least two clocks cycles after the busy readback is saved into the busy address register.

Table 3. t_{CCS} Timing for All Operating Modes

| Port A—Early Arriving Port | | Port B—Late Arriving Port | | t_{CCS} C Rise to Opposite C Rise Setup Time for Non Corrupt Data | Unit |
|----------------------------|-------------|---------------------------|-------------|---|------|
| Mode | Active Edge | Mode | Active Edge | | |
| SDR | C | SDR | C | $t_{\text{CYC}(\text{min})} - 0.5$ | ns |

Table 4. Deterministic Access Control Logic

| Left Port | Right Port | Left Clock | Right Clock | BUSY_L | BUSY_R | Description |
|-----------|------------|--------------------|---|-----------------|-----------------|------------------------------|
| Read | Read | X | X | H | H | No collision |
| Write | Read | $> t_{\text{CCS}}$ | 0 | H | H | Read OLD data |
| | | 0 | $> t_{\text{CCS}}$ | H | H | Read NEW data |
| | | $< t_{\text{CCS}}$ | 0 | H | H | Read OLD data |
| | | | | H | L | Data not guaranteed |
| | | 0 | $< t_{\text{CCS}}$ | H | H | Read NEW data |
| | | | | H | L | Data Not guaranteed |
| Read | Write | $> t_{\text{CCS}}$ | 0 | H | H | Read NEW data |
| | | 0 | $> t_{\text{CCS}}$ | H | H | Read OLD data |
| | | $< t_{\text{CCS}}$ | 0 | H | H | Read NEW data |
| | | | | L | H | Data Not guaranteed |
| | | 0 | $< t_{\text{CCS}}$ | H | H | Read OLD data |
| | | | | L | H | Data not guaranteed |
| Write | Write | 0 | $> -t_{\text{CCS}} \ \& \ < t_{\text{CCS}}$ | L | L | Array data corrupted |
| | | 0 | $> t_{\text{CCS}}$ | L | H | Array stores right port data |
| | | $> t_{\text{CCS}}$ | 0 | H | L | Array stores left port data |

Variable Impedance Matching

Each port contains a variable impedance matching circuit to set the impedance of the IO driver to match the impedance of the on-board traces. The impedance is set for all outputs except JTAG and is done by port. To take advantage of the VIM feature, connect a calibrating resistor (RQ) that is five times the value of the intended line impedance from the $\text{ZQ}_{[1:0]}^{[27]}$ pin to V_{SS} . The output impedance is then adjusted to account for drifts in supply voltage and temperature every 1024 clock cycles. If a port's clock is suspended, the VIM circuit retains its last setting until the clock is restarted. On restart, it then resumes periodic adjustment. In the case of a significant change in device temperature or supply voltage, recalibration happens every 1024 clock cycles. A master reset initializes the VIM circuitry. [Table 5](#) shows the VIM parameters and [Table 6](#) describes the VIM operation modes.

To disable VIM, connect the ZQ pin to VDDIO of the relative supply for the IOs before a Master Reset.

Table 5. Variable Impedance Matching Parameters

| Parameter | Min | Max | Unit | Tolerance |
|------------------|-----|------|----------|------------|
| RQ value | 100 | 275 | Ω | $\pm 2\%$ |
| Output impedance | 20 | 55 | Ω | $\pm 15\%$ |
| Reset time | – | 1024 | Cycles | – |
| Update time | – | 1024 | Cycles | – |

Table 6. Variable Impedance Matching Operation

| RQ Connection | Output Configuration |
|---|--|
| 100 Ω –275 Ω to V_{SS} | Output driver impedance = $\text{RQ}/5 \pm 15\%$ at $V_{\text{out}} = V_{\text{DDIO}}/2$ |
| ZQ to VDDIO | VIM disabled. $\text{Rout} \leq 20 \ \Omega$ at $V_{\text{out}} = V_{\text{DDIO}}/2$ |

Note

27. The pin $\text{ZQ}[1]$ is applicable only for 36 Mbit devices. This pin is DNU for 18 Mbit and lower density devices.

Address Counter and Mask Register Operations ^[28]

Each port of the FullFlex family contains a programmable burst address counter. The burst counter contains four registers: a counter register, a mask register, a mirror register, and a busy address register.

The **counter register** contains the address used to access the RAM array. It is changed only by the master reset (MRST), counter reset, counter load, retransmit, and counter increment operations.

The **mask register** value affects the counter increment and counter reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The **mask register** is only changed by mask reset, mask load, and MRST. The mask load operation loads the value of the address bus into the mask register. The mask register defines the counting range of the counter register. The mask register is divided into two or three consecutive regions. Zero or more 0s define the masked region and one or more 1s define the unmasked portion of the counter register. The counter register may be divided up to three regions. The region containing the least significant bits must be no more than two 0s. Bits one and zero may be 10 respectively, masking the least significant counter bit and causing the counter to increment by two instead of one. If bits one and zero are 00, the two least significant bits are masked and the counter increments by four instead of one. For example, in the case of a 256 K × 72 configuration, a mask register value of 003FC divides the mask register into three regions. With bit 0 being the least significant bit and bit 17 being the most significant bit, the two least significant bits are masked, the next eight bits are unmasked, and the remaining bits are masked.

The **mirror register** reloads a counter register on retransmit operations (see [Retransmit on page 15](#)) and wrap functions (see [Counter Interrupt on page 15](#) below). The last value loaded into the counter register is stored in the mirror register. The mirror register is only changed by master reset (MRST), counter reset, and counter load.

[Table 7 on page 14](#) summarizes the operations of these registers and the required input control signals. All signals except MRST are synchronized to the ports clock.

Counter Load Operation ^[28]

For both non-burst and burst read or write accesses, the external address is loaded through counter load operation as shown in [Table 7 on page 14](#). The address counter and mirror registers are loaded with the address value presented on the address lines. This value ranges from 0 to 1FFFFFF.

Mask Load Operation ^[28]

The mask register is loaded with the address value presented on the address bus. This value ranges from 0 to 1FFFFFF though not all values permit correct increment operations. Permitted values are in the form of 2^n-1 , 2^n-2 , or 2^n-4 . The counter register is only segmented up to three regions. From the most significant bit to the least significant bit, permitted values have zero or more 0s, one or more 1s, and the least significant two bits are 11, 10, or 00. Thus 1FFFFFFE, 07FFFF, and 003FFC are permitted values but 02FFFF, 003FFA, and 07FFE4 are not.

Counter Readback Operation

The internal value of the counter register is read out on the address lines. The address is valid t_{CA} after the selected number of latency cycles configured by FTSEL. The data bus (DQ) is tri-stated on the cycle that the address is presented on the address lines. [Figure 7 on page 16](#) shows a block diagram of this logic.

Mask Readback Operation

The internal value of the mask register is read out on the address lines. The address is valid t_{CA} after the selected number of latency cycles configured by FTSEL. The data bus (DQ) is tri-stated on the cycle that the address is presented on the address lines. [Figure 7 on page 16](#) shows a block diagram of the operation.

Counter Reset Operation

All unmasked bits of the counter and mirror registers are reset to '0'. All masked bits remain unchanged. A mask reset followed by a counter reset resets the counter and mirror registers to 00000.

Mask Reset Operation
















The mask register is reset to all 1s, that unmask every bit of the burst counter.

Note

28. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.

Table 7. Burst Counter and Mask Register Control Operations

The burst counter and mask register control operation for any port follows. [29, 30]

| C | MRST | CNTRST | CNT/MSK | CNTEN | ADS | RET | Operation | Description |
|---|------|--------|---------|-------|-----|-----|--|---|
| X | L | X | X | X | X | X | Master reset | Reset address counter to all 0s, mask register to all 1s, and busy address to all 0s. |
|  | H | L | H | X | X | X | Counter reset | Reset counter and mirror unmasked portion to all 0s. |
|  | H | L | L | X | X | X | Mask reset | Reset mask register to all 1s. |
|  | H | H | H | L | L | X | Counter load for burst/external address load for non-burst | Load burst counter and mirror with external address value presented on address lines. |
|  | H | H | L | L | L | X | Mask load | Load mask register with value presented on the address lines. |
|  | H | H | H | L | H | L | Retransmit | Load counter with value in the mirror register. |
|  | H | H | H | L | H | H | Counter increment | Internally increment address counter value. |
|  | H | H | H | H | H | H | Counter hold | Constantly hold the address value for multiple clock cycles. |
|  | H | H | H | H | L | H | Counter readback | Read out counter internal value on address lines. |
|  | H | H | L | H | L | H | Mask readback | Read out mask register value on address lines. |
|  | H | H | L | H | H | L | Busy address readback | Read out first busy address after last busy address readback. |
|  | H | H | L | L | H | X | Reserved | |
|  | H | H | L | H | L | L | Reserved | |
|  | H | H | L | H | H | H | Reserved | |
|  | H | H | H | H | L | L | Reserved | |
|  | H | H | H | H | H | L | Reserved | |

Notes

29. "X" = Don't Care, "H" = HIGH, "L" = LOW.

30. Counter operation and mask register operation is independent of chip enables.

Increment Operation^[31]

After the address counter is initially loaded with an external address, the counter can internally increment the address value and address the entire memory array. Only the unmasked bits of the counter register are incremented. For a counter bit to change, the corresponding bit in the mask register must be 1. If the two least significant bits of the mask register are 11, the burst counter increments by one. If the two least significant bits are 10, the burst counter increments by two, and if they are 00, the burst counter increments by four. If all unmasked counter bits are incremented to 1 and WRP is deasserted, the next increment wraps the counter back to the initially loaded value. The cycle before the increment that results in all unmasked counter bits to become 1s, a counter interrupt flag (CNTINT) is asserted if the counter is incremented again. This increment causes the counter to reach its maximum value and the next increment returns the counter register to its initial value that was stored in the mirror register if WRP is deasserted. If WRP is asserted, the unmasked portion of the counter is filled with 0 instead. The example shown in Figure 8 on page 17 shows an example of the CYDD36S18V18 device with the mask register loaded with a mask value of 00007F unmasking the seven least significant bits. Setting the mask register to this value enables the counter to access the entire memory space. The address counter is then loaded with an initial value of 000005 assuming WRP is deasserted. The masked bits, the seventh address through the twenty-first address, do not increment in an increment operation. The counter address starts at address 000005 and increments its internal address value until it reaches the mask register value of 00007F. The counter wraps around the memory block to location 000005 at the next count. CNTINT is issued when the counter reaches the maximum -1 count.

Hold Operation

The value of all three registers is constantly maintained unchanged for an unlimited number of clock cycles. This operation is useful in applications where wait states are needed or when address is available a few cycles ahead of data in a shared bus interface.

Retransmit

Retransmit enables repeated access to the same block of memory without the need to reload the initial address. An internal

mirror register stores the address counter value last loaded. While RET is asserted low, the counter continues to wrap back to the value in the mirror register independent of the state of WRP.

Counter Interrupt

The counter interrupt (CNTINT) is asserted LOW one clock cycle before an increment operation that results in the unmasked portion of the counter register being all 1s. It is deasserted by counter reset, counter load, counter increment, mask reset, mask load, and MRST.

Counting by Two

When the two least significant bits of the mask register are 10, the counter increments by two.

Counting by Four

When the two least significant bits of the mask register are 00, the counter increments by four.

Mailbox Interrupts

Use the upper two memory locations for message passing and permit communications between ports. Table 8 on page 17 shows the interrupt operation for both ports. The highest memory location is the mailbox for the right port and the maximum address - 1 is the mailbox for the left port.

When one port writes to the other port's mailbox, the $\overline{\text{INT}}$ flag of the port that the mailbox belongs to is asserted LOW. The $\overline{\text{INT}}$ flag remains asserted until the mailbox location is read by the other port. When a port reads its mailbox, the $\overline{\text{INT}}$ flag is deasserted high after one cycle of latency with respect to the input clock of the port to which the mailbox belongs and is independent of OE.


As shown in Table 8 on page 17, to set the $\overline{\text{INT}}_R$ flag, a write operation by the left port to address 1FFFFFF asserts $\overline{\text{INT}}_R$ LOW. A valid read of the 1FFFFFF location by the right port resets $\overline{\text{INT}}_R$ HIGH after one cycle of latency with respect to the right port's clock. You must activate at least one byte enable to set or reset the mailbox interrupt.

Note

31. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.

Figure 7. Counter, Mask, and Mirror Logic Block Diagram

Figure 7 shows the counter, mask, and mirror logic block diagram. [32]



Note

32. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.

Figure 8. Programmable Counter-Mask Register Operation with \overline{WRP} deasserted

Figure 8 shows the programmable counter-mask operation with \overline{WRP} deasserted. [36, 38]




Table 8. Interrupt Operation Example

Table 8 shows the interrupt operation example. [33, 34, 35, 37, 38]

| Function | Left Port | | | | Right Port | | | |
|-------------------------------------|--------------------|-------------------|---------------|--------------------|--------------------|-------------------|---------------|--------------------|
| | $\overline{R/W}_L$ | \overline{CE}_L | A_{0L-20L} | \overline{INT}_L | $\overline{R/W}_R$ | \overline{CE}_R | A_{0R-20R} | \overline{INT}_R |
| Set Right \overline{INT}_R Flag | L | L | Max Address | X | X | X | X | L |
| Reset Right \overline{INT}_R Flag | X | X | X | X | H | L | Max Address | H |
| Set Left \overline{INT}_L Flag | X | X | X | L | L | L | Max Address-1 | X |
| Reset Left \overline{INT}_L Flag | H | L | Max Address-1 | H | X | X | X | X |

Notes

- 33. \overline{CE} is internal signal. $\overline{CE} = \text{LOW}$ if $\overline{CE}_0 = \text{LOW}$ and $\overline{CE}_1 = \text{HIGH}$. For a single read operation, \overline{CE} only needs to be asserted once at the rising edge of the C and is deasserted after that. Data is out after the following C edge and is tri-stated after the next C edge.
- 34. \overline{OE} is "Don't Care" for mailbox operation.
- 35. At least one of \overline{BE}_0 , \overline{BE}_1 , \overline{BE}_2 , \overline{BE}_3 , \overline{BE}_4 , \overline{BE}_5 , \overline{BE}_6 , or \overline{BE}_7 must be LOW.
- 36. The "X" in this diagram represents the counter's upper bits.
- 37. "X" = Don't Care, "H" = HIGH, "L" = LOW.
- 38. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.

Master Reset

The FullFlex family of Dual Ports undergoes a complete reset when MRST is asserted. MRST must be driven by VDDIO_L referenced levels. The MRST is asserted asynchronously to the clocks and must remain asserted for at least t_{RS}. When asserted MRST deasserts READY, initializes the internal burst counters, internal mirror registers, and internal busy addresses to zero. It also initializes the internal mask register to all 1s. All mailbox interrupts (INT), busy address outputs (BUSY), and burst counter interrupts (CNTINT) are deasserted upon master reset. Additionally, do not release MRST until all power supplies including VREF are fully ramped and all port clocks and mode select inputs (LOWSPD, ZQ, CQEN, FTSEL, and PORTSTD) are valid and stable. This begins calibration of the DLL and VIM circuits. READY is asserted within 1024 clock cycles. READY is a wired OR capable output with a strong pull up and weak pull down. Up to four outputs may be connected together. For faster pull down of the signal, connect a 250 Ohm resistor to VSS. If the DLL and VIM circuits are disabled for a port, the port is operational within five clock cycles. However, the READY is asserted within 160 clock cycles.

IEEE 1149.1 Serial Boundary Scan (JTAG)

The FullFlex families incorporate an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP operates using JEDEC-standard 3.3 V or 2.5 V IO logic levels depending on the VTTL power supply. It is composed of four input connections and

one output connection required by the test logic defined by the standard.

Table 9. JTAG IDCODE Register Definitions

| Part Number | Configuration | Value |
|-------------|---------------|----------------|
| CYD36S72V18 | 512 K × 72 | 0C026069h (x2) |
| CYD36S36V18 | 1024 K × 36 | 0C023069h |
| CYD36S18V18 | 2048 K × 18 | 0C024069h |
| CYD18S72V18 | 256 K × 72 | 0C025069h |
| CYD18S36V18 | 512 K × 36 | 0C026069h |
| CYD18S18V18 | 1024 K × 18 | 0C027069h |
| CYD09S72V18 | 128 K × 72 | 0C028069h |
| CYD09S36V18 | 256 K × 36 | 0C029069h |
| CYD09S18V18 | 512 K × 18 | 0C02A069h |
| CYD02S36V18 | 64 K × 36 | 0C030069h |

Table 10. Scan Registers Sizes

| Register Name | Bit Size |
|----------------|-------------------|
| Instruction | 4 |
| Bypass | 1 |
| Identification | 32 |
| Boundary Scan | n ^[39] |

Table 11. Instruction Identification Codes

| Instruction | Code | Description |
|----------------|-----------------|--|
| EXTEST | 0000 | Captures the input and output ring contents. Places the BSR between the TDI and TDO. |
| BYPASS | 1111 | Places the BYR between TDI and TDO. |
| IDCODE | 1011 | Loads the IDR with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0111 | Places BYR between TDI and TDO. Forces all FullFlex72 and FullFlex36 output drivers to a High Z state. |
| CLAMP | 0100 | Controls boundary to 1 or 0. Places BYR between TDI and TDO. |
| SAMPLE/PRELOAD | 1000 | Captures the input and output ring contents. Places BSR between TDI and TDO. |
| RESERVED | All other codes | Other combinations are reserved. Do not use other than the mentioned combinations. |

Note

39. Details of the boundary scan length is found in the BSDL file for the device.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature -65 °C to + 150 °C

Ambient temperature with power applied -55 °C to + 125 °C

Supply voltage to ground potential -0.5 V to + 4.1 V

DC voltage applied to outputs in high Z State -0.5 V to $V_{DDIO} + 0.5 V$

DC input voltage -0.5 V to $V_{DDIO} + 0.5 V$

Output current into outputs (LOW) 20 mA

Static discharge voltage > 2200 V (JEDEC JESD8-6, JESD8-B)

Latch-up current > 200 mA

Operating Range

| Range | Ambient Temperature | V _{CORE} |
|------------|---------------------|---------------------------------|
| Commercial | 0 °C to +70 °C | 1.8 V ± 100 mV 1.5 V ± 80 mV |
| Industrial | -40 °C to +85 °C | 1.8 V ± 100 mV 1.5 V ± 80 mV |

Power Supply Requirements

| | Min | Typ | Max |
|--------------------|--------|--------|--------|
| LVTTTL VDDIO | 3.0 V | 3.3 V | 3.6 V |
| 2.5 V LVCMOS VDDIO | 2.3 V | 2.5 V | 2.7 V |
| HSTL VDDIO | 1.4 V | 1.5 V | 1.9 V |
| 1.8 V LVCMOS VDDIO | 1.7 V | 1.8 V | 1.9 V |
| 3.3 V VTTL | 3.0 V | 3.3 V | 3.6 V |
| 2.5 V VTTL | 2.3 V | 2.5 V | 2.7 V |
| HSTL VREF | 0.68 V | 0.75 V | 0.95 V |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Configuration | All Speed Bins | | | Unit |
|-----------------|--|---------------------------|--|-----|--------------------------|------|
| | | | Min | Typ | Max | |
| V _{OH} | Output HIGH voltage (V _{DDIO} = Min, I _{OH} = -8 mA) | LVTTTL | 2.4 ^[40] | - | - | V |
| | (V _{DDIO} = Min, I _{OH} = -4 mA) | HSTL (DC) ^[41] | V _{DDIO} - 0.4 ^[40] | - | - | V |
| | (V _{DDIO} = Min, I _{OH} = -4 mA) | HSTL (AC) ^[41] | V _{DDIO} - 0.5 ^[40] | - | - | V |
| | (V _{DDIO} = Min, I _{OH} = -6 mA) | 2.5 V LVCMOS | 1.7 ^[40] | - | - | V |
| | (V _{DDIO} = Min, I _{OH} = -4 mA) | 1.8 V LVCMOS | V _{DDIO} - 0.45 ^[40] | - | - | V |
| V _{OL} | Output HIGH voltage (V _{DDIO} = Min, I _{OL} = 8 mA) | LVTTTL | - | - | 0.4 ^[40] | V |
| | (V _{DDIO} = Min, I _{OL} = 4 mA) | HSTL(DC) ^[41] | - | - | 0.4 ^[40] | V |
| | (V _{DDIO} = Min, I _{OL} = 4 mA) | HSTL (AC) ^[41] | - | - | 0.5 ^[40] | V |
| | (V _{DDIO} = Min, I _{OL} = 6 mA) | 2.5 V LVCMOS | - | - | 0.7 ^[40] | V |
| | (V _{DDIO} = Min, I _{OL} = 4 mA) | 1.8 V LVCMOS | - | - | 0.45 ^[40] | V |
| V _{IH} | Input HIGH voltage | LVTTTL | 2 | - | V _{DDIO} + 0.3 | V |
| | | HSTL(DC) ^[41] | VREF + 0.1 | - | V _{DDIO} + 0.3 | V |
| | | 2.5 V LVCMOS | 1.7 | - | | V |
| | | 1.8 V LVCMOS | 0.65 × V _{DDIO} | - | | V |
| V _{IL} | Input LOW voltage | LVTTTL | -0.3 | - | 0.8 | V |
| | | HSTL(DC) ^[41] | -0.3 | - | VREF - 0.1 | V |
| | | 2.5 V LVCMOS | - | - | 0.7 | V |
| | | 1.8 V LVCMOS | - | - | 0.35 × V _{DDIO} | V |

Notes

40. These parameters are met with VIM disabled.

41. The DC specifications are measured under steady state conditions. The AC specifications are measured while switching at speed. AC V_{IH}/V_{IL} in HSTL mode are measured with 1 V/ns input edge rates.

Electrical Characteristics *(continued)*

Over the Operating Range

| Parameter | Description | Configuration | All Speed Bins | | | Unit |
|--------------------------|--|---------------------------|------------------------------|-----|----------------------|------|
| | | | Min | Typ | Max | |
| READY V _{OH} | Output HIGH voltage (V _{DDIO} = Min, I _{OH} = -24 mA) | LVTTL | 2.7 ^[42] | – | – | V |
| | (V _{DDIO} = Min, I _{OH} = -12 mA) | HSTL(DC) ^[43] | VDDIO – 0.4 ^[42] | – | – | V |
| | (V _{DDIO} = Min, I _{OH} = -12 mA) | HSTL (AC) ^[43] | VDDIO – 0.5 ^[42] | – | – | V |
| | (V _{DDIO} = Min, I _{OH} = -15 mA) | 2.5 V LVCMOS | 2.0 ^[42] | – | – | V |
| | (V _{DDIO} = Min, I _{OH} = -12 mA) | 1.8 V LVCMOS | VDDIO – 0.45 ^[42] | – | – | V |
| READY V _{OL} | Output HIGH voltage (V _{DDIO} = Min, I _O = 0.12 mA) | LVTTL | – | – | 0.4 ^[42] | V |
| | (V _{DDIO} = Min, I _{OL} = 0.12 mA) | HSTL(DC) ^[43] | – | – | 0.4 ^[42] | V |
| | (V _{DDIO} = Min, I _{OL} = 0.12 mA) | HSTL (AC) ^[43] | – | – | 0.5 ^[42] | V |
| | (V _{DDIO} = Min, I _{OL} = 0.15 mA) | 2.5 V LVCMOS | – | – | 0.7 ^[42] | V |
| | (V _{DDIO} = Min, I _{OL} = 0.08 mA) | 1.8 V LVCMOS | – | – | 0.45 ^[42] | V |
| I _{OZ} | Output leakage current | | -10 | – | 10 | μA |
| I _{IX1} | Input leakage current except TDI, TMS, MRST, PORTSTD | | -10 | – | 10 | μA |
| I _{IX2} | Input leakage current TDI, TMS, MRST | | -300 | – | 10 | μA |
| I _{IX3} | Input leakage current PORTSTD | | -10 | – | 300 | μA |

Notes

42. These parameters are met with VIM disabled.

43. The DC specifications are measured under steady state conditions. The AC specifications are measured while switching at speed. AC VIH/VIL in HSTL mode are measured with 1 V/ns input edge rates.

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Configuration | | -200 | | -167 | | Unit |
|-----------------|---|---------------|------------|------|------|------|------|------|
| | | | | Typ | Max | Typ | Max | |
| I _{CC} | Operating current (V _{CORE} = Max, I _{OUT} = 0 mA) outputs disabled | 512 K × 72 | Commercial | 1440 | 1800 | 1280 | 1620 | mA |
| | | | Industrial | – | – | 1330 | 1730 | mA |
| | | 1024 K × 36 | Commercial | 1180 | 1500 | 1050 | 1350 | mA |
| | | | Industrial | – | – | 1110 | 1470 | mA |
| | | 2048 K × 18 | Commercial | 1130 | 1430 | 1000 | 1290 | mA |
| | | | Industrial | – | – | 1060 | 1410 | mA |
| | | 256 K × 72 | Commercial | 800 | 980 | 700 | 880 | mA |
| | | | Industrial | 820 | 1030 | 730 | 930 | mA |
| | | 512 K × 36 | Commercial | 640 | 800 | 570 | 720 | mA |
| | | | Industrial | 670 | 860 | 590 | 780 | mA |
| | | 1024 K × 18 | Commercial | 610 | 770 | 540 | 690 | mA |
| | | | Industrial | 640 | 830 | 570 | 750 | mA |
| | | 128 K × 72 | Commercial | 640 | 790 | 560 | 700 | mA |
| | | | Industrial | 660 | 830 | 580 | 740 | mA |
| | | 256 K × 36 | Commercial | 540 | 640 | 470 | 570 | mA |
| | | | Industrial | 550 | 670 | 490 | 600 | mA |
| | | 512 K × 18 | Commercial | 550 | 660 | 480 | 580 | mA |
| | | | Industrial | 570 | 690 | 500 | 610 | mA |
| | | 64 K × 36 | Commercial | – | – | – | – | mA |
| | | | Industrial | – | – | – | – | mA |

Electrical Characteristics *(continued)*

Over the Operating Range

| Parameter | Description | Configuration | | -200 | | -167 | | Unit |
|------------------|---|---------------|------------|------|------|------|------|------|
| | | | | Typ | Max | Typ | Max | |
| I _{SB1} | Standby current (both ports TTL Level) CE _L and CE _R ≥ V _{IH} , f = f _{MAX} | 512 K × 72 | Commercial | 1000 | 1250 | 920 | 1160 | mA |
| | | | Industrial | – | – | 970 | 1260 | mA |
| | | 1024 K × 36 | Commercial | 910 | 1140 | 820 | 1050 | mA |
| | | | Industrial | – | – | 880 | 1160 | mA |
| | | 2048 K × 18 | Commercial | 890 | 1110 | 810 | 1030 | mA |
| | | | Industrial | – | – | 860 | 1140 | mA |
| | | 256 K × 72 | Commercial | 500 | 630 | 460 | 580 | mA |
| | | | Industrial | 530 | 680 | 490 | 630 | mA |
| | | 512 K × 36 | Commercial | 460 | 570 | 410 | 530 | mA |
| | | | Industrial | 480 | 630 | 440 | 580 | mA |
| | | 1024 K × 18 | Commercial | 450 | 560 | 410 | 520 | mA |
| | | | Industrial | 470 | 610 | 430 | 570 | mA |
| | | 128 K × 72 | Commercial | 400 | 490 | 360 | 450 | mA |
| | | | Industrial | 420 | 540 | 380 | 490 | mA |
| | | 256 K × 36 | Commercial | 380 | 440 | 340 | 400 | mA |
| | | | Industrial | 390 | 470 | 360 | 430 | mA |
| | | 512 K × 18 | Commercial | 390 | 460 | 350 | 410 | mA |
| | | | Industrial | 410 | 480 | 370 | 440 | mA |
| | | 64 K × 36 | Commercial | – | – | – | – | mA |
| | | | Industrial | – | – | – | – | mA |

Electrical Characteristics *(continued)*

Over the Operating Range

| Parameter | Description | Configuration | | -200 | | -167 | | Unit |
|------------------|---|---------------|------------|------|------|------|------|------|
| | | | | Typ | Max | Typ | Max | |
| I _{SB2} | Standby current (one port TTL or CMOS level) CE _L CE _R ≥ V _{IH} , f = f _{MAX} | 512 K × 72 | Commercial | 1300 | 1570 | 1160 | 1410 | mA |
| | | | Industrial | – | – | 1210 | 1520 | mA |
| | | 1024 K × 36 | Commercial | 1090 | 1330 | 980 | 1210 | mA |
| | | | Industrial | – | – | 1030 | 1330 | mA |
| | | 2048 K × 18 | Commercial | 1040 | 1270 | 930 | 1160 | mA |
| | | | Industrial | – | – | 980 | 1270 | mA |
| | | 256 K × 72 | Commercial | 650 | 790 | 580 | 710 | mA |
| | | | Industrial | 680 | 840 | 610 | 760 | mA |
| | | 512 K × 36 | Commercial | 550 | 670 | 490 | 610 | mA |
| | | | Industrial | 570 | 730 | 520 | 670 | mA |
| | | 1024 K × 18 | Commercial | 520 | 640 | 470 | 580 | mA |
| | | | Industrial | 550 | 690 | 490 | 640 | mA |
| | | 128 K × 72 | Commercial | 520 | 630 | 460 | 560 | mA |
| | | | Industrial | 550 | 670 | 480 | 610 | mA |
| | | 256 K × 36 | Commercial | 460 | 530 | 400 | 470 | mA |
| | | | Industrial | 480 | 560 | 430 | 500 | mA |
| | | 512 K × 18 | Commercial | 460 | 530 | 410 | 480 | mA |
| | | | Industrial | 480 | 560 | 430 | 510 | mA |
| | | 64 K × 36 | Commercial | – | – | – | – | mA |
| | | | Industrial | – | – | – | – | mA |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Configuration | | All Speed Bins | | Unit |
|------------------|--|---------------|------------|----------------|-----|------|
| | | | | Typ | Max | |
| I _{SB3} | Standby current (both ports CMOS level) CE _L and CE _R ≥ V _{CORE} – 0.2 V, f = 0 | 512 K × 72 | Commercial | 410 | 590 | mA |
| | | | Industrial | 460 | 700 | mA |
| | | 1024 K × 36 | Commercial | 410 | 590 | mA |
| | | | Industrial | 460 | 700 | mA |
| | | 2048 K × 18 | Commercial | 410 | 590 | mA |
| | | | Industrial | 460 | 700 | mA |
| | | 256 K × 72 | Commercial | 210 | 300 | mA |
| | | | Industrial | 230 | 350 | mA |
| | | 512 K × 36 | Commercial | 210 | 300 | mA |
| | | | Industrial | 230 | 350 | mA |
| | | 1024 K × 18 | Commercial | 210 | 300 | mA |
| | | | Industrial | 230 | 350 | mA |
| | | 128 K × 72 | Commercial | 150 | 200 | mA |
| | | | Industrial | 170 | 220 | mA |
| | | 256 K × 36 | Commercial | 150 | 200 | mA |
| | | | Industrial | 170 | 220 | mA |
| 512 K × 18 | Commercial | 150 | 200 | mA | | |
| | Industrial | 170 | 220 | mA | | |

Table 12. Capacitance

| Signals | Packages | | | |
|-------------------|---|----------------------------|----------------------------|-------------|
| | CYD18S72V18 CYD09S72V18 CYD18S36V18 CYD09S36V18 CYD02S36V18 | CYD18S18V18 CYD09S18V18 | CYD36S72V18 CYD36S36V18 | CYD36S18V18 |
| OE | 12 pF | 12 pF | 20 pF | 20 pF |
| BE, DQ | 10 pF | 18 pF | 16 pF | 30 pF |
| All other signals | 10 pF | 10 pF | 16 pF | 16 pF |

Thermal Resistance

| Parameter | Description | Test Conditions | 484-BGA | 256-BGA (18Mbit only) | 256-BGA (9Mbit & 2Mbit) | Unit |
|-----------------|---|--|---------|--------------------------|----------------------------|------|
| θ _{JA} | Thermal resistance (junction to ambient) | Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board | 14.92 | 17.02 | 18.31 | °C/W |
| θ _{JC} | Thermal resistance (junction to case) | | 3.6 | 1.25 | 1.68 | °C/W |

AC Test Load and Waveforms

Figure 9. Output Test Load for LVTTL/CMOS




Figure 10. Output Test Load for HSTL




Figure 11. HSTL Input Waveform

AC Input Test Signal Waveform



$V_{swing} = 1.0V$

$V_{REF} = 0.75V$

$V_{IH} = 1.25V$

$V_{IL} = 0.25V$

Slew = 2.0V/ns

All input parameters are referenced to VREF

Switching Characteristics

Over the Operating Range

Table 13. SDR Mode, Signals Affected by DLL

| Parameter | Description | DLL ON (LOWSPD=1) ^[46] | | | | DLL OFF (LOWSPD=0) ^[46] | | Unit |
|--|--|-----------------------------------|--------------------------|------|--------------------------|------------------------------------|--------------------------|------|
| | | -200 | | -167 | | Min | Max | |
| | | Min | Max | Min | Max | | | |
| t _{CD2} ^[49] | C rise to DQ valid for pipelined mode | – | 3.30 ^[45, 48] | – | 4.00 ^[45, 48] | – | 6.00 ^[45, 48] | ns |
| t _{CCQ} ^[49] | C rise to CQ rise | 1.00 | 3.30 ^[48] | 1.00 | 4.00 ^[48] | 1.00 | 6.00 ^[48] | ns |
| t _{CKHZ2} ^[44, 49] | C rise to DQ output high Z in pipelined mode | 1.00 | 3.30 ^[45, 48] | 1.00 | 4.00 ^[45, 48] | 1.00 | 6.00 ^[45, 48] | ns |
| t _{CKLZ2} ^[44, 49] | C rise to DQ output low Z in pipelined mode | 1.00 | – | 1.00 | – | 1.00 | – | ns |

Table 14. SDR Mode

| Parameter | Description | -200 | | -167 | | Unit | |
|----------------------------------|---|------------------------------|------------------------------|-----------------------|------------------------------|------|----|
| | | Min | Max | Min | Max | | |
| f _{MAX} (PIPELINED) | Maximum operating frequency for pipelined mode | 100 | 200 | 100 | 167 | MHz | |
| f _{MAX} (FLOW THROUGH) | Maximum operating frequency for flow through mode | – | 77 | – | 66.7 | MHz | |
| t _{CYC} (PIPELINED) | C clock cycle time for pipelined mode | 5.00 ^[48] | 10.00 | 6.00 ^[48] | 10.00 | ns | |
| t _{CYC} (FLOW THROUGH) | C clock cycle time for flow through mode | 13.00 ^[48] | – | 15.00 ^[48] | – | ns | |
| t _{CKD} | C clock duty time | 45 | 55 | 45 | 55 | % | |
| t _{SD} | Data input setup time to C rise | HSTL 1.8 V LVCMOS | 1.50 ^[45, 48] | – | 1.70 ^[45, 48] | – | ns |
| | | 2.5 V LVCMOS 3.3 V LVTTTL | 1.75 ^[45, 48] | – | 1.95 ^[45, 48] | – | ns |
| | | | | | | | |
| t _{HD} ^[47] | Data input hold time after C rise | 0.5 | – | 0.5 | – | ns | |
| t _{SAC} | Address and control input setup time to C rise | HSTL 1.8 V L VCMOS | 1.50 ^[45, 47, 48] | – | 1.70 ^[45, 47, 48] | – | ns |
| | | 2.5 V LVCMOS 3.3 V LVTTTL | 1.75 ^[45, 47, 48] | – | 1.95 ^[45, 47, 48] | – | ns |
| | | | | | | | |
| t _{HAC} ^[47] | Address and control input hold time after C rise | 0.50 | – | 0.60 | – | ns | |
| t _{OE} | Output enable to data valid | – | 4.40 ^[45, 48] | – | 5.00 ^[45, 48] | ns | |
| t _{OLZ} ^[44] | OE to low Z | 1.00 | – | 1.00 | – | ns | |

Notes

44. Parameters specified with the load capacitance in Figure 9 on page 25 and Figure 10 on page 25.

45. For the x18 devices, add 200 ps to this parameter in Table 14.

46. Test conditions assume a signal transition time of 2 V/ns.

47. Add 300 ps to this timing for 36M devices.

48. Add 15% to this parameter if a V_{CORE} of 1.5 V is used.

49. This parameter assumes input clock cycle to cycle jitter of ± 0 ps.

Table 14. SDR Mode (continued)

| Parameter | Description | -200 | | -167 | | Unit |
|-------------------------------------|--|------------------------------|--------------------------|----------------------|---------------------------|----------------------|
| | | Min | Max | Min | Max | |
| t _{OHZ} ^[50] | OE to high Z | 1.00 | 4.40 ^[51, 52] | 1.00 | 5.00 ^[51, 52] | ns |
| t _{CD1} | C rise to DQ valid for flow through mode (LowSPD = 0) | – | 9.00 ^[51, 52] | – | 11.00 ^[51, 52] | ns |
| t _{CA1} | C rise to address readback valid for flow through mode | – | 9.00 ^[52] | – | 11.00 ^[52] | ns |
| t _{CA2} | C rise to address readback valid for pipelined mode | – | 5.00 ^[52] | – | 6.00 ^[52] | ns |
| t _{DC} ^[53] | DQ output hold after C rise | 1.00 | – | 1.00 | – | ns |
| t _{JIT} | Clock input cycle to cycle jitter | – | +/- 200 | – | +/- 200 | ps |
| t _{CQHQV} ^[53] | Echo clock (CQ) high to output valid | HSTL 1.8 V LVCMOS | 0.70 ^[51] | – | 0.80 ^[51] | ns |
| | | 2.5 V LVCMOS 3.3 V LVTTTL | – | 0.80 ^[51] | – | 0.90 ^[51] |
| t _{CQHQX} ^[53] | Echo clock (CQ) high to output hold | HSTL 1.8 V LVCMOS | –0.70 | – | –0.80 | ns |
| | | 2.5 V LVCMOS 3.3 V LVTTTL | –0.85 | – | –0.95 | ns |
| t _{CKHZ1} ^[50] | C rise to DQ output high Z in flow through mode | 1.00 | 9.00 ^[51, 52] | 1.00 | 11.00 ^[51, 52] | ns |
| t _{CKLZ1} ^[50] | C rise to DQ output low Z in flow through mode | 1.00 | – | 1.00 | – | ns |
| t _{AC} | Address output hold after C rise | 1.00 | – | 1.00 | – | ns |
| t _{CKHZA1} ^[50] | C rise to address output high Z for flow through mode | 1.00 | 9.00 ^[52] | 1.00 | 11.00 ^[52] | ns |
| t _{CKHZA2} ^[50] | C rise to address output high Z for pipelined mode | 1.00 | 5.00 ^[52] | 1.00 | 6.00 ^[52] | ns |
| t _{CKLZA} ^[50] | C rise to address output low Z | 1.00 | – | 1.00 | – | ns |
| t _{SCINT} | C rise to <u>CNTINT</u> low | 1.00 | 3.30 ^[52] | 1.00 | 4.00 ^[52] | ns |
| t _{RCINT} | C rise to <u>CNTINT</u> high | 1.00 | 3.30 ^[52] | 1.00 | 4.00 ^[52] | ns |
| t _{SINT} | C rise to <u>INT</u> low | 0.50 | 7.00 ^[52] | 0.50 | 8.00 ^[52] | ns |
| t _{RINT} | C rise to <u>INT</u> high | 0.50 | 7.00 ^[52] | 0.50 | 8.00 ^[52] | ns |
| t _{BSY} | C rise to <u>BUSY</u> valid | 1.00 | 3.30 ^[52] | 1.00 | 4.00 ^[52] | ns |

Notes

50. Parameters specified with the load capacitance in Figure 9 on page 25 and Figure 10 on page 25.

51. For the x18 devices, add 200 ps to this parameter in Table 14.

52. Add 15% to this parameter if a V_{CORE} of 1.5 V is used.

53. This parameter assumes input clock cycle to cycle jitter of ± 0ps.

Table 15. Master Reset Timing

| Parameter | Description | -200 | | -167 | | Unit |
|------------------------------------|---------------------------------------|------|---------------------|------|--------------------|--------|
| | | Min | Max | Min | Max | |
| t _{PUP} | Power-up time | 1 | – | 1 | – | ms |
| t _{RS} | Master reset pulse width | 5 | – | 5 | – | cycles |
| t _{RSR} | Master reset recovery time | 5 | – | 5 | – | cycles |
| t _{RSF} | Master reset to outputs inactive/Hi Z | – | 15 | – | 18 | ns |
| t _{RDY} ^[54] | Master reset release to port ready | – | 1024 | – | 1024 | cycles |
| t _{CORDY} ^[55] | C rise to port ready | – | 9.5 ^[56] | – | 11 ^[56] | ns |

Table 16. JTAG Timing

| Parameter | Description | -200 | | -167 | | Unit |
|-------------------|-------------------------------|------|-----|------|-----|------|
| | | Min | Max | Min | Max | |
| f _{JTAG} | JTAG TAP controller frequency | – | 20 | – | 20 | MHz |
| t _{TCYC} | TCK cycle time | 50 | – | 50 | – | ns |
| t _{TH} | TCK high time | 20 | – | 20 | – | ns |
| t _{TL} | TCK low time | 20 | – | 20 | – | ns |
| t _{TMSS} | TMS setup to TCK rise | 10 | – | 10 | – | ns |
| t _{TMSH} | TMS hold to TCK rise | 10 | – | 10 | – | ns |
| t _{TDIS} | TDI setup to TCK rise | 10 | – | 10 | – | ns |
| t _{TDIH} | TDI hold to TCK rise | 10 | – | 10 | – | ns |
| t _{TDOV} | TCK low to TDO valid | – | 10 | – | 10 | ns |
| t _{TDOX} | TCK low to TDO invalid | 0 | – | 0 | – | ns |
| t _{JXZ} | TCK low to TDO high Z | – | 15 | – | 15 | ns |
| t _{JZX} | TCK low to TDO active | – | 15 | – | 15 | ns |
| t _{JZX} | TCK low to TDO active | – | 15 | – | 15 | ns |

Notes

54. READY is a wired OR capable output with a weak pull-down. For a decreased falling delay, connect a 250-Ω resistor to VSS.

55. Add this propagation delay after t_{RDY} for all Master Reset Operations.

56. Add 15% to this parameter if a V_{CORE} of 1.5 V is used.

Switching Waveforms

Figure 12. JTAG Timing





Figure 13. Master Reset ^[57]



Note

57. \overline{READY} is a wired OR capable output with a weak pull-down. For a decreased falling delay, connect a 250- Ω resistor to VSS.

Switching Waveforms (continued)

Figure 14. READ Cycle for Pipelined Mode





Figure 15. WRITE Cycle for Pipelined and Flow through Modes



Switching Waveforms (continued)

Figure 16. READ with Address Counter Advance for Pipelined Mode





Figure 17. READ with Address Counter Advance for Flow through Mode



Switching Waveforms (continued)

Figure 18. Port-to-Port WRITE-READ for Pipelined Mode





Figure 19. Chip Enable READ for Pipelined Mode



Switching Waveforms (continued)

Figure 20. OE Controlled WRITE for Pipelined Mode






Figure 21. OE Controlled WRITE for Flow through Mode




Switching Waveforms (continued)

Figure 22. Byte-Enable READ for Pipelined Mode



Switching Waveforms (continued)

Figure 23. Port-to-Port WRITE-to-READ for Flow through Mode



Switching Waveforms (continued)

Figure 24. Busy Address Readback for Pipelined and Flow through Modes, $\overline{\text{CNT}}/\overline{\text{MSK}} = \overline{\text{RET}} = \text{LOW}$ ^[58]





Figure 25. Read Cycle for Flow through Mode



Note

58. A_{match} is the matching address that is reported on the address bus of the losing port. The counter operation selected for reporting the address is "Busy Address Readback."

Switching Waveforms (continued)

Figure 26. READ-to-WRITE for Pipelined Mode ($\overline{OE} = V_{IL}$)^[59, 60, 61]





Figure 27. READ-to-WRITE for Pipelined Mode (\overline{OE} Controlled)^[62, 63]




Notes

- 59. When $\overline{OE} = V_{IL}$, the last read operation is enabled to complete before the DQ bus is tri-stated and the user is enabled to drive write data.
- 60. Two dummy writes are issued to accomplish bus turnaround. The third instruction is the first valid write.
- 61. Chip enable or all byte enables are held inactive during the two dummy writes to avoid data corruption.
- 62. \overline{OE} is deasserted and t_{OHZ} enabled to elapse before the first write operation is issued.
- 63. Any write scheduled to complete after \overline{OE} is deasserted is pre-empted.


Switching Waveforms (continued)

Figure 28. Read-to-Write-to-Read for Flow through Mode ($\overline{OE} = \text{LOW}$)



Switching Waveforms (continued)

Figure 29. Read-to-Write-to-Read for Flow through Mode (\overline{OE} Controlled)



Switching Waveforms (continued)

Figure 30. **BUSY** Timing, WRITE-WRITE Collision for Pipelined and Flow through Modes, Clock Timing Violates t_{CCS} . (Flag Both Ports)






Figure 31. **BUSY** Timing, WRITE-WRITE Collision for Pipelined and Flow through Modes, Clock Timing Meets t_{CCS} . (Flag Losing Port)




Switching Waveforms (continued)

Figure 32. Read with Echo Clock for Pipelined Mode (CQEN = HIGH)



Switching Waveforms (continued)

Figure 33. Mailbox Interrupt Output



Ordering Information
512 K × 72 (36-Mbit) 1.8 V/1.5 V Synchronous CYD36S72V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD36S72V18-200BGXC | 001-07825 | 484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD36S72V18-167BGXI | 001-07825 | 484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free) | Industrial |

256 K × 72 (18-Mbit) 1.8 V/1.5 V Synchronous CYD18S72V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD18S72V18-200BGXI | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch (Pb-free) | Industrial |
| 200 | CYD18S72V18-200BGI | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch | Industrial |
| 167 | CYD18S72V18-167BGXC | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD18S72V18-167BGC | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch | Commercial |
| 167 | CYD18S72V18-167BGI | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch | Industrial |

128 K × 72 (9-Mbit) 1.8 V/1.5 V Synchronous CYD09S72V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD09S72V18-200BGXI | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch (Pb-free) | Industrial |
| 167 | CYD09S72V18-167BBXC | 51-85218 | 484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch (Pb-free) | Commercial |

1024 K × 36 (36-Mbit) 1.8 V/1.5 V Synchronous CYD36S36V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD36S36V18-200BGXC | 001-07825 | 484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD36S36V18-167BGXC | 001-07825 | 484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD36S36V18-167BGXI | 001-07825 | 484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free) | Industrial |

512 K × 36 (18-Mbit) 1.8 V/1.5 V Synchronous CYD18S36V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|----------------------|-----------------|--|-----------------|
| 200 | CYD18S36V18-200BBAXI | 51-85108 | 256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free) | Industrial |
| 167 | CYD18S36V18-167BBAI | 51-85108 | 256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch | Industrial |

Ordering Information *(continued)*
256 K × 36 (9-Mbit) 1.8 V/1.5 V Synchronous CYD09S36V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD09S36V18-200BBXC | 51-85108 | 256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 200 | CYD09S36V18-200BBXI | 51-85108 | 256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free) | Industrial |
| 167 | CYD09S36V18-167BBXC | 51-85108 | 256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free) | Commercial |

64 K × 36 (2-Mbit) 1.8 V or 1.5 V Synchronous CYD02S36V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|--------------------|-----------------|--|-----------------|
| 200 | CYD02S36V18-200BBC | 51-85108 | 256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch | Commercial |

Ordering Information *(continued)*

2048 K x 18 (36-Mbit) 1.8 V/1.5 V Synchronous CYD36S18V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD36S18V18-200BGXC | 001-07825 | 484-ball Ball Grid Array 27 mm x 27 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD36S18V18-167BGXC | 001-07825 | 484-ball Ball Grid Array 27 mm x 27 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD36S18V18-167BGXI | 001-07825 | 484-ball Ball Grid Array 27 mm x 27 mm with 1.0 mm pitch (Pb-free) | Industrial |

1024 K x 18 (18-Mbit) 1.8 V/1.5 V Synchronous CYD18S18V18 Dual Port SRAM


| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|----------------------|-----------------|--|-----------------|
| 200 | CYD18S18V18-200BBAXI | 51-85108 | 256-ball Ball Grid Array 17 mm x 17 mm with 1.0 mm pitch (Pb-free) | Industrial |
| 200 | CYD18S18V18-200BBAXC | 51-85108 | 256-ball Ball Grid Array 17 mm x 17 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 167 | CYD18S18V18-167BBAXI | 51-85108 | 256-ball Ball Grid Array 17 mm x 17 mm with 1.0 mm pitch (Pb-free) | Industrial |

512 K x 18 (9-Mbit) 1.8 V/1.5 V Synchronous CYD09S18V18 Dual Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
|-------------|---------------------|-----------------|--|-----------------|
| 200 | CYD09S18V18-200BBXC | 51-85108 | 256-ball Ball Grid Array 17 mm x 17 mm with 1.0 mm pitch (Pb-free) | Commercial |
| 200 | CYD09S18V18-200BBXI | 51-85108 | 256-ball Ball Grid Array 17 mm x 17 mm with 1.0 mm pitch (Pb-free) | Industrial |
| 167 | CYD09S18V18-167BBXI | 51-85108 | 256-ball Ball Grid Array 17 mm x 17 mm with 1.0 mm pitch (Pb-free) | Industrial |


Ordering Code Definitions

CY DXX SXX V18 - XXX XXXX X



Package Diagrams

Figure 34. 256-ball FPBGA (17 x 17 mm), 51-85108




51-85108 *H

REFERENCE JEDEC MO-192 PACKAGE WEIGHT - 0.95gr


Package Diagrams

Figure 35. 484-ball PBGA (23 mm x 23 mm x 2.03 mm), 51-85218



Package Diagrams

Figure 36. 484-ball PBGA (27 mm x 27 mm x 2.33 mm), 001-07825



Acronyms

| Acronym | Description |
|---------|---|
| BGA | ball grid array |
| CMOS | complementary metal oxide semiconductor |
| DLL | delay lock loop |
| FPBGA | fine pitch ball grid array |
| HSTL | high speed transceiver logic |
| I/O | input/output |
| SDR | single data rate |
| SRAM | static random access memory |
| TCK | test clock |
| TDI | test data in |
| TDO | test data out |
| TMS | test mode select |
| VIM | variable impedance matching |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celcius |
| MHz | megahertz |
| µA | microamperes |
| mA | milliamperes |
| ms | milliseconds |
| mV | millivolts |
| ns | nanoseconds |
| pF | picofarads |
| V | volts |
| W | watts |

Document History Page

| Document Title: FullFlex™ Synchronous SDR Dual Port SRAM Document Number: 38-06082 | | | | |
|---|---------|-----------------|-----------------|--|
| REV. | ECN NO. | Submission Date | Orig. of Change | Description of Change |
| ** | 302411 | See ECN | YDT | New data sheet |
| *A | 334036 | See ECN | YDT | Corrected typo on page 1 Reproduced PDF file to fix formatting errors |
| *B | 395800 | See ECN | SPN | <p>Added statement about no echo clocks for flow through mode</p> <p>Updated electrical characteristics</p> <p>Added note 16 and 17 (1.5 V timing)</p> <p>Added note 33 (timing for x18 devices)</p> <p>Updated input edge rate (note 34)</p> <p>Updated table 5 on deterministic access control logic</p> <p>Added description of busy readback in deterministic access control section</p> <p>Changed dummy write descriptions</p> <p>Updated ZQ pins connection details</p> <p>Updated note 24, $\overline{B0}$ to $\overline{BE0}$</p> <p>Added power supply requirements to \overline{MRST} and $\overline{VC_SEL}$</p> <p>Added note 4 (VIM disable)</p> <p>Updated supply voltage to ground potential to 4.1 V</p> <p>Updated parameters on table 15</p> <p>Updated and added parameters to table 16</p> <p>Updated x72 pinout to SDR only pinout</p> <p>Updated 484 PBGA pin diagram</p> <p>Updated the pin definition of \overline{MRST}</p> <p>Updated the pin definition of $\overline{VC_SEL}$</p> <p>Updated READY description to include Wired OR note</p> <p>Updated master reset to include wired OR note for READY</p> <p>Updated minimum V_{OH} value for the 1.8 V LVCMOS configuration</p> <p>Updated electrical characteristics to include I_{OH} and I_{OL} values</p> <p>Updated electrical characteristics to include READY</p> <p>Added I_{IX3}</p> <p>Updated maximum input capacitance</p> <p>Added Notes 33 and 34 Removed Notes 15 and 17</p> <p>Updated Pin Definitions for CQ0, $\overline{CQ0}$, CQ1, and $\overline{CQ1}$</p> <p>Removed -100 Speed bin from Table.1 Selection Guide</p> <p>Changed voltage name from V_{DDQ} to V_{DDIO}</p> <p>Changed voltage name from V_{DD} to V_{CORE}</p> <p>Moved the Mailbox Interrupt Timing Diagram to be the final timing diagram</p> <p>Updated the Package Type for the CYD36S18V18 parts</p> <p>Updated the Package Type for the CYD36S18V18 parts</p> <p>Updated the Package Type for the CYD18S18V18 parts</p> <p>Updated the Package Type for the CYD18S36V18 parts</p> <p>Included the Package Diagram for the 256-Ball FBGA (19 x 19 mm) BW256</p> <p>Included an OE Controlled Write for Flow through Mode Switching Waveform</p> <p>Included a Read with Echo Clock Switching Waveform</p> <p>Updated Figure 5 and Figure 6</p> <p>Updated Electrical Characteristics for \overline{READY} V_{OH} and \overline{READY} V</p> <p>Updated Electrical Characteristics for V_{OH} and V_{OL} for the -167 and -133 speeds</p> <p>Included a Unit column for Table 5</p> <p>Removed Switching Characteristic t_{CA} from chart</p> <p>Included t_{OHZ} in Switching Waveform OE Controlled Write for Pipelined Mode</p> <p>Included t_{CKLZ2} in Waveform Read-to-Write-to-Read for Flow through Mode</p> |
| *C | 402238 | SEE ECN | KGH | <p>Updated AC Test Load and Waveforms</p> <p>Included FullFlex36 SDR 484-Ball BGA Pinout (Top View)</p> <p>Included FullFlex18 SDR 484-Ball BGA Pinout (Top View)</p> <p>Included Timing Parameter t_{CORDY}</p> |

| Document Title: FullFlex™ Synchronous SDR Dual Port SRAM | | | | |
|--|---------|-----------------|-----------------|--|
| Document Number: 38-06082 | | | | |
| REV. | ECN NO. | Submission Date | Orig. of Change | Description of Change |
| *D | 458131 | SEE ECN | YDT | <p>Changed ordering information with Pb-free part numbers</p> <p>Removed VC_SEL</p> <p>Added IO and core voltage adders</p> <p>Removed references to bin drop for LVTTTL/2.5 V LVCMOS and 1.5 V core modes</p> <p>Updated Cin and Cout</p> <p>Updated ICC, ISB1, ISB2 and ISB3 tables</p> <p>Updated busy address read back timing diagram</p> <p>Added HTSL input waveform</p> <p>Removed HSTL (AC) from DC tables</p> <p>Added 484-ball 27 mmx27 mmx2.33 mm PBGA package</p> |
| *E | 470031 | SEE ECN | YDT | <p>Changed VOL of 1.8 V LVCMOS to 0.45 V</p> <p>Updated tRSF</p> <p>VREF is DNU when HSTL is not used</p> <p>Formatted pin description table</p> <p>Changed VDDIO pins for 36M x 36 and 36M x 18 pinouts</p> <p>Changed 36Mx72 JTAG IDCODE</p> |
| *F | 500001 | SEE ECN | YDT | <p>DLL Change, added Clock Input Cycle to Cycle Jitter</p> <p>Modified DLL description</p> <p>Changed Input Capacitance Table</p> <p>Changed tCCS number</p> <p>Added note 31</p> |
| *G | 627539 | SEE ECN | QSL | <p>change all NC to DNU</p> <p>corrected switching waveform for (CQEN = High) from both Pipeline and Flow through mode to only pipeline mode</p> <p>Modified master reset description</p> <p>Modified switching characteristics tables, extracted signals effected by the DLL into one table and combine all other signals into one table</p> <p>updated package name</p> <p>Added footnote for tHD, tHAC and tSAC</p> <p>changed note 26 description</p> |
| *H | 2505003 | See ECN | VKN/AESA | <p>Modified footnote #1</p> <p>Removed 250 MHz speed bin</p> <p>Added 2-Mbit part and it's related information</p> <p>Changed ball name ZQ1 to DNU for 18M and lesser density devices</p> <p>Added 256-Ball (17 x 17 mm) BGA package for 18M</p> <p>Made PORTSTD[1:0] left and right pins driven only by LVTTTL reference level</p> <p>For 1.8V LVCMOS level, Changed $V_{IH(min)}$ from 1.26V to 0.65 times V_{DDIO} and Changed $V_{IL(max)}$ from 0.36V to 0.35 times V_{DDIO}</p> <p>Changed tHD, tHAC specs for 36M from 0.6 ns/0.7 ns to 0.8 ns (See footnote# 32)</p> <p>Updated Ordering Information table</p> |
| *I | 2898491 | 07/01/2010 | RAME | <p>Modified "Counter Load Operation" section on page 12 and in Table7. on page 13.</p> <p>Corrected typo in Table 14. by making LowSPD = 0 for t_{CD1} spec in the description.</p> <p>Modified figure 16. on page 30.</p> <p>Removed inactive parts from Ordering Information.</p> <p>Updated Packaging Information.</p> <p>Corrected "Counter Interrupt operation" Section in Page 14 of the datasheet</p> <p>Updated ordering information with the parts, CYD02S36V18-200BBC and CYD36S72V18-167BGI.</p> |
| *J | 2995098 | 07/28/2010 | RAME | <p>Updated Ordering Information and added Ordering Code Definitions.</p> <p>Added Acronyms and Units of Measure.</p> <p>Minor edits.</p> |
| *K | 3267210 | 05/26/2011 | ADMU | <p>Updated Electrical Characteristics on page 21 (Removed 133 MHz speed bin).</p> <p>Updated Switching Characteristics on page 26 (Removed 133 MHz speed bin).</p> <p>Removed information for 4Mb devices.</p> <p>Updated Ordering Information.</p> |

Document Title: FullFlex™ Synchronous SDR Dual Port SRAM
Document Number: 38-06082

| REV. | ECN NO. | Submission Date | Orig. of Change | Description of Change |
|------|---------|-----------------|-----------------|---|
| *L | 3357888 | 08/30/2011 | ADMU | Added Thermal Resistance . Updated Pin configuration Figure 1 through 5. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|--|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.