

rfPIC12F675K/675F/675H

Data Sheet

20-Pin FLASH-Based 8-Bit CMOS Microcontroller

with UHF ASK/FSK Transmitter

Preliminary

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUS, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.





FLASH-Based Microcontroller with ASK/FSK Transmitter

High Performance RISC CPU:

- · Only 35 instructions to learn
 - All single cycle instructions except branches
- Operating speed:
 - Precision Internal 4 MHz oscillator, factory calibrated to $\pm 1\%$
 - DC 20 MHz Resonator/Crystal/Clock modes
 - DC 20 MHz crystal oscillator/clock input
 - DC 4 MHz external RC oscillator
 - DC 4 MHz XT crystal oscillator
 - External Oscillator modes
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes


Peripheral Features:

- Memory
 - 1024 x 14 words of FLASH program memory
 - 128 x 8 bytes of EEPROM data memory
 - 64 x 8 bytes of SRAM data memory
 - 100,000 write FLASH endurance
 - 1,000,000 write EEPROM endurance
 - FLASH/data EEPROM retention: > 40 years
- · Programmable code protection
- 6 I/O pins with individual direction control, weak pull-ups, and interrupt-on-pin change
- · High current sink/source for direct LED drive
- · Analog comparator: 16 internal reference levels
- Analog-to-Digital Converter: 10 bits, 4 channels
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with 3-bit prescaler
- · Timer1 can use LP oscillator in INTOSC mode
- 5 μs wake-up from SLEEP typical with VDD = 3V
- In-Circuit Serial Programming[™] (ICSP[™])

Low Power Features:

- Low power consumption: (typical with VDD = 3V)
 - 14 mA transmitting +6 dBm at 434 MHz
 - 4 mA transmitting -15 dBm at 434 MHz
 - 500 $\mu\text{A},\,4.0$ MHz INTOSC
 - 0.6 μ A SLEEP with watchdog enabled
 - 0.1 µA standby current
- Wide operating voltage range from 2.0 5.5V
- · Industrial and Extended temperature range

Pin Diagram:



UHF ASK/FSK Transmitter:

- Integrated crystal oscillator, VCO, loop filter and power amp for minimum external components
- ASK data rate: 0 40 Kbps
- FSK data rate: 0 40 Kbps by crystal pulling
- Output power: +10 dBm to -12 dBm in 4 steps
- · Adjustable transmitter power consumption
- Transmit frequency set by crystal multiplied by 32
- VCO phase locked to quartz crystal reference; allows narrow band receivers to be used to maximize range and interference immunity
- · Crystal frequency divide by 4 available (REFCLK)
- Used in applications conforming to US FCC Part 15.231 and European EN 300 220 regulations

Applications:

- Automotive Remote Keyless Entry (RKE) systems
- · Automotive alarm systems
- · Community gate and garage door openers
- · Burglar alarm systems
- Building access
- · Low power telemetry
- · Meter reading
- Tire pressure sensors
- · Wireless sensors

Device	Frequency	Modulation
rfPIC12F675K	290-350 MHz	ASK/FSK
rfPIC12F675F	380-450 MHz	ASK/FSK
rfPIC12F675H	850-930 MHz	ASK/FSK

Table of Contents

1.0 Device Overview
2.0 Memory Organization
3.0 GPIO Port
4.0 Timer0 Module
5.0 Timer1 Module with Gate Control
6.0 Comparator Module
7.0 Analog-to-Digital Converter (A/D) Module
8.0 Data EEPROM Memory
9.0 UHF ASK/FSK Transmitter
10.0 Special Features of the CPU
11.0 Instruction Set Summary
12.0 Development Support
13.0 Electrical Specifications
14.0 DC and AC Characteristics Graphs and Tables 113
15.0 Packaging Information
Appendix A: Data Sheet Revision History
Index
On-Line Support
Systems Information and Upgrade Hot Line
Reader Response
Product Identification System

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the rfPIC12F675. Additional information may be found in the *PICmicroTM Mid-Range Reference Manual* (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this Data Sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The rfPIC12F675 comes in a 20-pin SSOP package. Figure 1-1 shows a block diagram of the rfPIC12F675 device. Table 1-1 shows the pinout description.




FIGURE 1-1: rfPIC12F675 BLOCK DIAGRAM


rfPIC12F675 PINOUT **TABLE 1-1**: BUFFER WEAK PIN DESCRIPTION PULL-UP IN OUT Direct 1 Vdd Power Supply General purpose I/O. Individually controlled interrupt-on-change. GP5 TTL CMOS Proa Individually enabled pull-up. T1CKI ST Timer1 clock 2 OSC1 Xtal Bias **XTAL** connection CLKIN External RC network or clock input ST General purpose I/O. Individually controlled interrupt-on-change. GP4 TTL CMOS Prog Individually enabled pull-up. T1G ST Timer1 gate 3 AN3 A/D Channel 3 input Analog OSC2 Xtal XTAL connection Bias _ CLKOUT CMOS Tosc/4 reference clock ____ ____ General purpose input. Individually controlled interrupt-on-GP3 TTL change. 4 MCLR ST No Master Clear Reset VPP ΗV Programming voltage Bias 5 RFXTAL Xtal Xtal **RF** Crystal RFEN 6 TTL **RF Enable** ____ ____ Reference Clock/4 Output (on rfPIC12F675K/F) 7 REFCLK CMOS Reference Clock/8 Output (on rfPIC12F675H) 8 PS Analog Power Select Bias ____ Direct **RF Power Supply** 9 VDDRF 10 **RF** Ground Reference VSSRF Direct ____ 11 ANT OD RF power amp output to antenna 12 VSSRF Direct **RF** Ground Reference 13 LF Analog Analog Loop Filter ASK modulation data 14 DATAASK TTL 15 DATAFSK FSK modulation data TTL 16 **FSK**OUT OD FSK output to modulate reference crystal ____ General purpose I/O. Individually controlled interrupt-on-change. GP2 ST CMOS Prog Individually enabled pull up. AN2 Analog A/D Channel 2 input 17 COUT CMOS Comparator output ____ ____ **T0CKI** ST External clock for Timer0 INT ST External interrupt ____ ____ General purpose I/O. Individually controlled interrupt-on-change. GP1 TTL CMOS Prog Individually enabled pull-up. AN1 A/D Channel 1 input Analog ____ ____ 18 CIN-Comparator input - negative Analog _____ VREF External voltage reference Analog _ ____ ICSPCLK ST Serial programming clock ____ _____ General purpose I/O. Individually controlled interrupt-on-change. GP0 TTL CMOS Prog Individually enabled pull-up. AN0 A/D Channel 0 input Analog _ 19 CIN+ Comparator input - positive Analog ICSPDAT Serial Programming Data I/O TTL CMOS 20 Vss Direct Ground reference TTL = TTL input buffer, ST = Schmitt Trigger input buffer, OD = Open Drain output Legend:

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The rfPIC12F675 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the rfPIC12F675 devices is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 1K x 14 space. The RESET vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).





2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose registers and the Special Function registers. The Special Function registers are located in the first 32 locations of each bank. Register locations 20h-5Fh are General Purpose registers, implemented as static RAM and are mapped across both banks. All other RAM is unimplemented and returns '0' when read. RP0 (STATUS<5>) is the bank select bit.

- RP0 = 0 Bank 0 is selected
- RP0 = 1 Bank 1 is selected
- Note: The IRP and RP1 bits STATUS<7:6> are reserved and should always be maintained as '0's.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64×8 in the rfPIC12F675 devices. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4).

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE rfPIC12F675

File dress 00h 01h 02h 03h 04h 05h 06h 07h 08h 00h 08h 00h 00h 00h 00h 00h 00h 00	Indirect addr. ⁽¹⁾ OPTION_REG PCL STATUS FSR TRISIO PCLATH INTCON PIE1 PCON OSCCAL	File Address 80h 81h 82h 83h 84h 86h 86h 88h 88h 88h 88h 88h 88h 88h 88
01h 02h 03h 05h 06h 07h 08h 07h 07h 08h 07h 07h 07h 07h 07h 07h 07h 07	OPTION_REG PCL STATUS FSR TRISIO PCLATH INTCON PIE1 PCON OSCCAL	81h 82h 83h 84h 85h 86h 88h 88h 88h 88h 88h 80h 88h 80h 88h 80h 88h 90h 91h 92h 93h 93h 93h 93h 93h
22h 93h 95h 96h 97h 98h 98h 98h 98h 98h 98h 98h 98h 98h 98	OPTION_REG PCL STATUS FSR TRISIO PCLATH INTCON PIE1 PCON OSCCAL	82h 83h 84h 85h 86h 87h 88h 88h 88h 88h 80h 80h 80h 80h 90h 91h 92h 93h 93h 93h 93h 93h
03h 04h 05h 06h 07h 08h 09h 08h 00h 08h 00h 08h 00h 08h 00h 01h 21h 33h 44h 55h 66h 77h 88h	PCL STATUS FSR TRISIO PCLATH INTCON PIE1 PCON OSCCAL	831 841 851 861 871 881 881 881 881 801 801 801 801 81 901 911 921 921 931 921 931 931 931 931 931
94h 95h 96h 97h 98h 98h 98h 98h 98h 98h 98h 98h 98h 98	FSR TRISIO PCLATH INTCON PIE1 PCON OSCCAL	841 851 861 871 881 881 881 801 801 801 801 911 921 931 931 931 931 931 931 931 931 931
95h 96h 97h 98h 99h 98h 98h 98h 90h 90h 90h 90h 90h 90h 10h 21h 31h 45h 66h 71h 88h	FSR TRISIO PCLATH INTCON PIE1 PCON OSCCAL	85r 86r 87r 88r 88r 88r 80r 80r 80r 90r 91r 92r 93r 94r 95r 96r 97r
966h 97h 98h 99h 9Ah 9Ch 9Ch 9Ch 9Ch 9Ch 9Ch 9Ch 9Ch 9Ch 9C	PCLATH INTCON PIE1 PCON OSCCAL	86r 87r 88r 89r 88r 80r 80r 80r 80r 90r 91r 92r 93r 94r 95r 96r 97r
97h 98h 99h 9Ah 9Bh 9Ch 9Ch 9Ch 9Ch 9Ch 9Fh 9Fh 1h 2h 3h 4h 5h 6h 7h 8h	INTCON PIE1 PCON OSCCAL	87f 88f 88f 88f 88f 86f 86f 90f 91f 92f 93f 93f 95f 96f 97f
98h 99h 98h 98h 90Ch 90Dh 90Ch 90Dh 90Ch 90Dh 90Ch 90Dh 90Ch 90Dh 90Dh 90Dh 90Dh 90Dh 90Dh 90Dh 90D	INTCON PIE1 PCON OSCCAL	88r 89r 8Ar 8Br 8Cr 8Dr 8Cr 8Dr 90r 91r 92r 93r 93r 93r 95r 96r 97r
99h 9Ah 9Bh 9Dh 9Dh 9Fh 9Fh 9Fh 9Fh 1h 2h 3h 4h 5h 6h 7h 8h	INTCON PIE1 PCON OSCCAL	89 8At 8Bt 8CI 8DI 8Et 90 91 91 92 93t 93t 93t 95 95 96 97t
9Ah 9Bh 9Ch 9Dh 9Eh 9Fh 9Fh 9Fh 9Fh 1h 2h 3h 4h 5h 6h 7h 8h	INTCON PIE1 PCON OSCCAL	8Ał 8Bł 8Cl 8Dl 8Eł 90ł 91ł 92ł 93ł 93ł 95ł 95ł 95ł
9Bh 9Ch 9Dh 9Eh 9Fh 0h 1h 2h 3h 4h 5h 6h 7h 8h	INTCON PIE1 PCON OSCCAL	8Bł 8Cl 8Dl 8Eł 90ł 91ł 92ł 93ł 93ł 95ł 95ł 95ł
9Ch 9Dh 9Eh 9Fh 0h 1h 2h 3h 4h 5h 6h 7h 8h	PIE1 PCON OSCCAL	8CI 8DI 8EF 90F 91F 92F 93F 93F 94F 95F 96F 97F
9Ch 9Dh 9Eh 9Fh 0h 1h 2h 3h 4h 5h 6h 7h 8h	PIE1 PCON OSCCAL	8CI 8DI 8EF 90F 91F 92F 93F 93F 94F 95F 96F 97F
Dh DEh DFh 0h 1h 2h 3h 4h 5h 6h 7h 8h	OSCCAL	8DI 8Ef 90r 91r 92r 93r 93r 94r 95r 96r 97r
9Eh 9Fh 0h 1h 2h 3h 4h 5h 6h 7h 8h	OSCCAL	8Er 90r 91r 92r 93r 93r 95r 96r 97r
9Fh 0h 1h 2h 3h 4h 5h 6h 7h 8h	OSCCAL	8Fr 90r 91r 92r 93r 93r 95r 95r 96r 97r
0h 1h 2h 3h 4h 5h 6h 7h 8h	WPU	90h 91h 92h 93h 93h 95h 95h 96h 97h
1h 2h 3h 4h 5h 6h 7h 8h	WPU	91h 92h 93h 94h 95h 96h 97h
2h 3h 4h 5h 6h 7h 8h	-	92h 93h 94h 95h 96h 97h
3h 4h 5h 6h 7h 8h	-	93h 94h 95h 96h 97h
4h 5h 6h 7h 8h	-	94h 95h 96h 97h
5h 6h 7h 8h	-	95h 96h 97h
6h 7h 8h	-	96h 97h
7h 8h		97h
8h		
		001
	VRCON	99h
Ah	EEDATA	9Ał
Bh	EEADR	9Bł
		901
		9DI
		9Eł
		9Fł
20h	ANOLL	A0ł
	accesses 20h-5Fh	
5Fh 30h		DFI E0h
'Fh	Bank 1	_ FFI
	Fh 0h Fh	Dh <u>EECON2⁽¹⁾</u> Eh ADRESL Fh ANSEL Oh accesses 20h-5Fh Fh Bank 1 ata memory locations, re

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank 0											
00h	INDF ⁽¹⁾	Addressing	this Location	uses Conte	nts of FSR to	Address Dat	a Memory			0000 0000	16,63
01h	TMR0	Timer0 Mod	ule's Registe	er						xxxx xxxx	25
02h	PCL	Program Co	Program Counter's (PC) Least Significant Byte								
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	ТО	PD	Z	DC	С	0001 1xxx	9
04h	FSR	Indirect Data	Indirect Data Memory Address Pointer								
05h	GPIO	—	—	GPIO5	GPIO4	GPIO3	GPIO2	GPI01	GPIO0	xx xxxx	17
06h	—	Unimpleme	nted	•	•				•	_	—
07h	—	Unimpleme	nted							_	—
08h	—	Unimpleme	nted							—	—
09h	—	Unimpleme	nted							—	_
0Ah	PCLATH	—	_	_	Write Buffer	for Upper 5	bits of Progra	am Counter		0 0000	15
0Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	11
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	_	TMR1IF	0000	13
0Dh	—	Unimpleme	nted							_	—
0Eh	TMR1L	Holding Reg	gister for the	Least Signifi	cant Byte of t	he 16-bit Tim	ier1			xxxx xxxx	28
0Fh	TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of th	ne 16-bit Tim	er1			XXXX XXXX	28
10h	T1CON	_	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	30
11h	—	Unimpleme	nted							—	_
12h	—	Unimpleme	nted							—	—
13h	—	Unimpleme	nted							—	_
14h	—	Unimpleme	nted							—	_
15h	—	Unimpleme	nted							_	—
16h	—	Unimpleme	nted							_	—
17h	—	Unimpleme	nted							_	—
18h	—	Unimpleme	nted							_	—
19h	CMCON		COUT	—	CINV	CIS	CM2	CM1	CM0	-0-0 0000	33
1Ah	—	Unimpleme	nted	•	•				•	—	—
1Bh	_	Unimpleme	nted							—	—
1Ch	_	Unimpleme	nted							—	—
1Dh	—	Unimpleme	nted							—	—
1Eh	ADRESH	Most Signifi	cant 8 bits of	the Left Shif	ted A/D Resu	ult or 2 bits of	the Right S	hifted Result		xxxx xxxx	40
1Fh	ADCON0	ADFM	VCFG	—	_	CHS1	CHS0	GO/DONE	ADON	00 0000	41,63

TABLE 2-1:	SPECIAL	FUNCTION	REGISTERS	SUMMARY
IADLE Z-I.	SPECIAL	FUNCTION	REGISTERS	SUMMARI

Legend: — = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: This is not a physical register.

2: These bits are reserved and should always be maintained as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank 1											
80h	INDF ⁽¹⁾	Addressing	this Location	uses Conter	nts of FSR to	Address Dat	ta Memory			0000 0000	16,63
81h	OPTION_REG	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	10,26
82h	PCL	Program Co	ounter's (PC)	Least Signifi	cant Byte					0000 0000	15
83h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	9
84h	FSR	Indirect Data	a Memory Ad	Idress Pointe	er					xxxx xxxx	16
85h	TRISIO	—	—	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	17
86h	_	Unimpleme	nted		•					_	_
87h	_	Unimpleme	nted							_	_
88h	_	Unimplemen	nted							—	_
89h	_	Unimpleme	nted							_	_
8Ah	PCLATH		_	_	Write Buffer	for Upper 5	bits of Progra	am Counter		0 0000	15
8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	11
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	—	_	TMR1IE	0000	12
8Dh	_	Unimplemen	nted		•		•		•	—	_
8Eh	PCON	_	_	—	_	_	_	POR	BOD	0x	14
8Fh	_	Unimplemen	nted							_	_
90h	OSCCAL	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	_	1000 00	14
91h	—	Unimplemer	nted							—	_
92h	—	Unimplemer	nted							—	_
93h	-	Unimplemen	nted							_	—
94h	—	Unimplemen	nted							—	—
95h	WPU	_	_	WPU5	WPU4		WPU2	WPU1	WPU0	11 -111	18
96h	IOC		—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	19
97h	—	Unimplemen	nted							—	—
98h	—	Unimplemen	nted							—	—
99h	VRCON	VREN	_	VRR	-	VR3	VR2	VR1	VR0	0-0- 0000	38
9Ah	EEDATA	Data EEPR	OM Data Reg	gister	•		•		•	0000 0000	45
9Bh	EEADR	—	Data EEPR	OM Address	Register					-000 0000	45
9Ch	EECON1	—	—	—	—	WRERR	WREN	WR	RD	x000	46
9Dh	EECON2 ⁽¹⁾	EEPROM C	ontrol Regist	er 2			•	•	•		46
9Eh	ADRESL	Least Signif	icant 2 bits o	f the Left Shi	fted A/D Res	ult of 8 bits o	r the Right S	hifted Result		xxxx xxxx	40
9Fh	ANSEL	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	42,63

TABLE 2-1: SPECIAL FUNCTION REGISTERS SUMMARY (CONTINUED)

Legend: — = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: This is not a physical register.

2: These bits are reserved and should always be maintained as '0'.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- · the RESET status
- the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bits. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the rfPIC12F675 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C</u> and <u>DC</u> bits operate as a Borrow and <u>Digit</u> Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1:	STATUS — STATUS REGISTER (ADDRESS: 03h OR 83h)
---------------	--

	Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
	IRP	RP1	RP0	TO	PD	Z	DC	С				
	bit 7							bit 0				
bit 7	IRP: This b	oit is reserve	d and shoul	d be mainta	ined as '0'							
bit 6	RP1: This	RP1: This bit is reserved and should be maintained as '0'										
bit 5	RP0: Register Bank Select bit (used for direct addressing) 1 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh)											
bit 4	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred											
bit 3		-down bit ower-up or b cution of the			'n							
bit 2		sult of an ari sult of an ari		•)						
bit 1	For borrow 1 = A carry	arry/borrow , the polarity /-out from th ry-out from t	v is reversed e 4th low or	der bit of the	e result occu							
bit 0	1 = A carry	orrow bit (AD -out from th ry-out from t	e Most Sign	ificant bit of	the result or	curred						
	Note:	complemen	t of the sec	ond operan	. A subtracti d. For rotate rder bit of th	e (RRF, RLF)	instructions					
	Legend:											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External GP2/INT interrupt
- TMR0
- Weak pull-ups on GPIO

REGISTER 2-2: OPTION_REG — OPTION REGISTER (ADDRESS: 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
	bit 7							bit 0			
bit 7		PIO Pull-up E									
		oull-ups are		individual no	rt latch valu						
bit 6	0 = GPIO pull-ups are enabled by individual port latch values										
	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of GP2/INT pin										
	0 = Interru	pt on falling	edge of GP	2/INT pin							
bit 5		R0 Clock So		bit							
		ion on GP2/ I instruction									
bit 4		R0 Source E	•	· ,							
			•	ition on GP2	/T0CKI pin						
	0 = Increm	ent on low-t	o-high trans	ition on GP2	/T0CKI pin						
bit 3		caler Assign									
		ller is assign ller is assign		MER0 modu	le						
bit 2-0		Prescaler R									
	E	Bit Value T	MR0 Rate	WDT Rate							
	-	000	1:2	1:1							
		001	1:4	1:2							
		010 011	1:8 1:16	1:4 1:8							
		100	1:32	1:16							
		101	1:64	1:32							
		110 111	1 : 128 1 : 256	1:64 1:128							
		I	I								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to '1' (OPTION<3>). See Section 4.4.

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO port change and external GP2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON — INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF			
	bit 7							bit 0			
bit 7	1 = Enable	al Interrupt E s all unmas es all interru	ked interrup	ts							
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts										
bit 5	TOIE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt										
bit 4	INTE: GP2/INT External Interrupt Enable bit 1 = Enables the GP2/INT external interrupt 0 = Disables the GP2/INT external interrupt										
bit 3	1 = Enable	s the GPIO	errupt Enab port change port change	interrupt							
bit 2	1 = TMR0	register has	Interrupt Fla overflowed not overflow	(must be cle	ared in soft	ware)					
bit 1	1 = The G	P2/INT exter		t occurred (r		red in softw	are)				
bit 0	 0 = The GP2/INT external interrupt did not occur GPIF: Port Change Interrupt Flag bit 1 = When at least one of the GP5:GP0 pins changed state (must be cleared in software) 0 = None of the GP5:GP0 pins have changed state 										
	Note 1:	IOC registe	er must also	be enabled	to enable ar	n interrupt-o	n-change.				
	2:			IMER0 rolls		ER0 is unch	anged on F	RESET and			
	Legend:										
	R = Reada	ble bit	VV = VV	/ritable bit	U = Unin	nplemented	bit, read as	'0'			

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.4 **PIE1** Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4:	PIE1 — PE	RIPHERA		UPT ENAB	LE REGIS	TER 1 (AD	DRESS: 8	Ch)	
	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
	EEIE	ADIE	—	—	CMIE	—	_	TMR1IE	
	bit 7							bit 0	
bit 7	bit 7 EEIE: EE Write Complete Interrupt Enable bit 1 = Enables the EE write complete interrupt 0 = Disables the EE write complete interrupt								
bit 6	1 = Enable	s the A/D co	nterrupt Ena onverter inte onverter inte	rrupt					
bit 5-4	Unimplem	ented: Rea	d as '0'						
bit 3	1 = Enable	s the compa	errupt Enable arator interru arator interru	pt					
bit 2-1	Unimplem	ented: Rea	d as '0'						
bit 0	-								
Legend:									
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'	
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is ι	unknown	

RE

2.2.2.5 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

- n = Value at POR

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 — PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
	EEIF	ADIF	—	—	CMIF	—	—	TMR1IF	
	bit 7							bit 0	
bit 7	1 = The wr	ite operatior	Operation Ir completed has not co	(must be cle	eared in soft	,			
bit 6	1 = The A/I	D conversio	nterrupt Flag n is complet n is not com	e (must be o	cleared in sc	oftware)			
bit 5-4	Unimplem	ented: Rea	d as '0'						
bit 3	1 = Compa	rator input h	errupt Flag b nas changed nas not char	l (must be cl	eared in sof	ťware)			
bit 2-1	Unimplem	ented: Rea	d as '0'						
bit 0	Unimplemented: Read as '0' TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow								
	Legend:								
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	nplemented	bit, read as	'0'	

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.6 PCON Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Detect (BOD)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON Register bits are shown in Register 2-6.

REGISTER 2-6: PCON — POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
	_	—	—	_	_	POR	BOD
bit 7							bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 **POR:** Power-on Reset STATUS bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOD: Brown-out Detect STATUS bit

- 1 = No Brown-out Detect occurred
- 0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.7 OSCCAL Register

bit 7-2

bit 1-0

The Oscillator Calibration register (OSCCAL) is used to calibrate the internal 4 MHz oscillator. It contains 6 bits to adjust the frequency up or down to achieve 4 MHz.

The OSCCAL register bits are shown in Register 2-7.


REGISTER 2-7: OSCCAL — OSCILLATOR CALIBRATION REGISTER (ADDRESS: 90h)

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	_			
bit 7 bit (
111111 = Maximum frequency 100000 = Center frequency 000000 = Minimum frequency Unimplemented: Read as '0'										
000000 = M	inimum fre	quency								
000000 = M	inimum fre	quency								
000000 = M Unimpleme	linimum fre nted: Read	equency d as '0'	/ritable bit	U = Unin	nplemented	bit, read as	·0'			

2.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *"Implementing a Table Read"* (AN556).

2.3.2 STACK

The rfPIC12F675 Family has an 8-level deep x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-4.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	; inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no clear next
CONTINUE			;yes continue

FIGURE 2-4: DIRECT/INDIRECT ADDRESSING rfPIC12F675



3.0 GPIO PORT

There are as many as six general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Note:	Additional information on I/O ports may be
	found in the PICmicro™ Mid-Range Refer-
	ence Manual (DS33023)

3.1 GPIO and the TRISIO Registers

GPIO is an 6-bit wide, bi-directional port. The corresponding data direction register is TRISIO. Setting a TRISIO bit (= 1) will make the corresponding GPIO pin an input (i.e., put the corresponding output driver in a Hi-impedance mode). Clearing a TRISIO bit (= 0) will make the corresponding GPIO pin an output (i.e., put the contents of the output latch on the selected pin). The exception is GP3, which is input only and its TRISIO bit will always read as '1'. Example 3-1 shows how to initialize GPIO.

Reading the GPIO register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch. GP3 reads '0' when MCLREN = 1.

The TRISIO register controls the direction of the GP pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISIO

register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

Note:	The ANSEL (9Fh) and CMCON (19h)						
	registers (9Fh) must be initialized to						
	configure an analog channel as a digital						
	input. Pins configured as analog inputs will						
	read '0'.						

EXAMPLE 3-1: INITIALIZING GPIO

	-	
bcf	STATUS, RPO	;Bank 0
clrf	GPIO	;Init GPIO
movlw	07h	;Set GP<2:0> to
movwf	CMCON	;digital IO
bsf	STATUS, RPO	;Bank 1
clrf	ANSEL	;Digital I/O
movlw	0Ch	;Set GP<3:2> as inputs
movwf	TRISIO	;and set GP<5:4,1:0>
		;as outputs

3.2 Additional Pin Functions

Every GPIO pin on the rfPIC12F675 has an interrupton-change option and every GPIO pin, except GP3, has a weak pull-up option. The next two sections describe these functions.

3.2.1 WEAK PULL-UP

Each of the GPIO pins, except GP3, has an individually configurable weak internal pull-up. Control bits WPUx enable or disable each pull-up. Refer to Register 3-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the GPPU bit (OPTION<7>).

REGISTER 3-1: GPIO — GPIO REGISTER (ADDRESS: 05h)

	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	_	—	GPIO5	GPIO4	GPIO3	GPIO2	GPI01	GPIO0
-	bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: **GPIO<5:0>**: General Purpose I/O pin.

1 = Port pin is >VIH

0 = Port pin is <VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 bit 5-4

bit 3

REGISTER 3-2: TRISIO — GPIO TRISTATE REGISTER (ADDRESS: 85h)

U-0	U-0	R/W-x	R/W-x	R-1	R/W-x	R/W-x	R/W-x
_	_	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0
bit 7							bit 0

bit 7-6: **Unimplemented**: Read as '0'

bit 5-0: **TRISIO<5:0>**: General Purpose I/O Tri-State Control bit

1 = GPIO pin configured as an input (tri-stated)

0 = GPIO pin configured as an output.

Note: TRISIO<3> always reads 1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 3-3: WPU — WEAK PULL-UP REGISTER (ADDRESS: 95h)

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	
—	—	WPU5	WPU4	_	WPU2	WPU1	WPU0	
bit 7 bit 0								
Inimplem	ented: Rea	d as '0'						
WPU<5:4>	·: Weak Pull	-up Register	· bit					
1 = Pull-up	enabled							
0 = Pull-up disabled								
Unimplemented: Read as '0'								

bit 2-0 WPU<2:0>: Weak Pull-up Register bit

- 1 = Pull-up enabled
- 0 = Pull-up disabled
- **Note 1:** Global GPPU must be enabled for individual pull-ups to be enabled.
 - **2:** The weak pull-up device is automatically disabled if the pin is in Output mode (TRISIO = 0).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.2.2 INTERRUPT-ON-CHANGE

Each of the GPIO pins is individually configurable as an interrupt-on-change pin. Control bits IOC enable or disable the interrupt function for each pin. Refer to Register 3-4. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of GPIO. The 'mismatch' outputs of the last read are OR'd together to set, the GP Port Change Interrupt flag bit (GPIF) in the INTCON register. This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of GPIO. This will end the mismatch condition.
- b) Clear the flag bit GPIF.

A mismatch condition will continue to set flag bit GPIF. Reading GPIO will end the mismatch condition and allow flag bit GPIF to be cleared.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.

REGISTER 3-4: IOC — INTERRUPT-ON-CHANGE GPIO REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOC<5:0>: Interrupt-on-Change GPIO Control bit

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global interrupt enable (GIE) must be enabled for individual interrupts to be recognized.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.3 Pin Descriptions and Diagrams

Each GPIO pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

3.3.1 GP0/AN0/CIN+

Figure 3-1 shows the diagram for this pin. The GP0 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input for the A/D
- · an analog input to the comparator

3.3.2 GP1/AN1/CIN-/VREF

Figure 3-1 shows the diagram for this pin. The GP1 pin is configurable to function as one of the following:

- as a general purpose I/O
- an analog input for the A/D
- an analog input to the comparator
- a voltage reference input for the A/D

FIGURE 3-1: BLOCK DIAGRAM OF GP0 AND GP1 PINS



3.3.3 GP2/AN2/T0CKI/INT/COUT

Figure 3-2 shows the diagram for this pin. The GP2 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- the clock input for TMR0
- · an external edge triggered interrupt
- a digital output from the comparator


FIGURE 3-2: **BLOCK DIAGRAM OF GP2** Analog Input Mode Data Bus Q D Vdd WR CK Q Weak WPU GPPU RD WPU Analog COUT Input Mode Enable Vdd D Q \downarrow WR СК Q COUT PORT 1 \times 0 I/O pin ф D Q Vss WR CK Q TRISI Analog Input Mode γ. RD TRISI ð RD PORT Q D Q D WR CK Q IOC EN RD IOC D Q ΕN Interrupt-on-Change RD PORT To TMR0 To INT To A/D Converter

3.3.4 GP3/MCLR/VPP

Figure 3-3 shows the diagram for this pin. The GP3 pin is configurable to function as one of the following:

- · a general purpose input
- as Master Clear Reset

FIGURE 3-3: BLOCK DIAGRAM OF GP3




3.3.5 GP4/AN3/T1G/OSC2/CLKOUT

Figure 3-4 shows the diagram for this pin. The GP4 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- a TMR1 gate input
- a crystal/resonator connection
- · a clock output


FIGURE 3-4: BLOCK DIAGRAM OF GP4




3.3.6 GP5/T1CKI/OSC1/CLKIN

Figure 3-5 shows the diagram for this pin. The GP5 pin is configurable to function as one of the following:

- a general purpose I/O
- · a TMR1 clock input
- a crystal/resonator connection
- a clock input



5: BLOCK DIAGRAM OF GP5



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
05h	GPIO	_	—	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
19h	CMCON	_	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISIO	_	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
95h	WPU	_	_	WPU5	WPU4	_	WPU2	WPU1	WPU0	11 -111	11 -111
96h	IOC	_	_	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	00 0000
9Fh	ANSEL	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by GPIO.

NOTES:

4.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:	Additional	information	on	the	Timer0	
	module is available in the PICmicro [™] Mid-					
	Range Reference Manual (DS33023).					

4.1 Timer0 Operation

Timer mode is selected by clearing the T0CS bit (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting the T0CS bit (OPTION_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin GP2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION_REG<4>). Clearing the T0SE bit selects the rising edge.

Note: Counter mode has specific external clock requirements. Additional information on these requirements is available in the *PICmicro™ Mid-Range Reference Manual* (DS33023).

4.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module Interrupt Service Routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut-off during SLEEP.





4.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note:	The ANSEL (9Fh) and CMCON (19h)					
	registers must be initialized to configure an					
	analog channel as a digital input. Pins					
	configured as analog inputs will read '0'.					

OPTION_REG — **OPTION REGISTER (ADDRESS: 81h) REGISTER 4-1:**

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7		Pio Pull-up E						
		oull-ups are		individual po	ort latch valu	es		
bit 6		nterrupt Edg						
	1 = Interru	pt on rising	edge of GP2	2/INT pin				
		pt on falling	•	•				
bit 5		R0 Clock So ion on GP2/		bit				
		al instruction		(CLKOUT)				
bit 4		R0 Source E						
				ition on GP2 ition on GP2				
bit 3		caler Assigr						
bit o		ler is assigr		DT				
		U		MER0 modu	le			
bit 2-0	PS2:PS0:	Prescaler R	ate Select b	its				
	 _	Bit Value T	MR0 Rate	WDT Rate				
		000	1:2	1:1				
		001 010	1:4 1:8	1:2 1:4				
		011	1:16	1:8				
		100 101	1 : 32 1 : 64	1 : 16 1 : 32				
		110	1 : 128 1 : 256	1:64				
		111	1.230	1 : 128				
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as '	0'
	- n = Value	e at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown

4.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this Data Sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS2:PS0 bits (OPTION_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

4.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 4-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 4-1: CHANGING PRESCALER (TIMER0→WDT)

bcf	5 S	TATUS,RPO	;Bank 0
clr	wdt		;Clear WDT
clr	f T	MR0	;Clear TMR0 and
			; prescaler
bsf	S	TATUS,RPO	;Bank 1
mov	vlw b	'00101111'	;Required if desired
mov	wf O	PTION_REG	; PS2:PS0 is
clr	wdt		; 000 or 001
			;
mov	vlw b	'00101xxx'	;Set postscaler to
mov	wf O	PTION_REG	; desired WDT rate
bcf	S	TATUS,RPO	;Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 4-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 4-2: CHANGING PRESCALER (WDT→TIMER0)

clrwdt		;Clear WDT and
bsf	STATUS, RPO	; postscaler ;Bank 1
movlw	b'xxxx0xxx'	;Select TMR0, ; prescale, and ; clock source
movwf bcf	OPTION_REG STATUS,RP0	; ;Bank O

TABLE 4-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
01h	TMR0	Timer0 M	Timer0 Module Register								uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISIO	_	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

5.0 TIMER1 MODULE WITH GATE CONTROL


The rfPIC12F675 devices have a 16-bit timer. Figure 5-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- · Readable and writable
- Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input (T1G)
- · Optional LP oscillator

FIGURE 5-1: TIMER1 BLOCK DIAGRAM

The Timer1 Control register (T1CON), shown in Register 5-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note: Additional information on timer modules is available in the *PICmicro™ Mid-Range Reference Manual* (DS33023).



5.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- 16-bit asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the $\overline{T1G}$ input.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge.

5.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt Enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>).


The interrupt is cleared by clearing the TMR1IF in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

5.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4, or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

FIGURE 5-2: TIMER1 INCREMENTING EDGE



STER 5-1:	T1CON –	- TIMER1	CONTROL	. REGISTE	R (ADDRE	SS: 10h)					
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N			
	bit 7							bit 0			
bit 7	Unimplen	nented: Rea	ad as '0'								
bit 6	<u>If TMR10</u> This bit is <u>If TMR10</u> 1 = Timer	TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 is on if T1G pin is low 0 = Timer1 is on									
bit 5-4	11 = 1:8 F 10 = 1:4 F 01 = 1:2 F	:T1CKPS0: Prescale Val Prescale Val Prescale Val Prescale Val	ue ue ue	ut Clock Pre	scale Select	bits					
bit 3	<u>If INTOSC</u> 1 = LP osc	without CL cillator is en cillator is off	abled for Tir	ator is active	<u>):</u>						
bit 2	<u>TMR1CS</u> 1 = Do no 0 = Synch <u>TMR1CS</u>	<u>= 1:</u> t synchroniz ronize exter <u>= 0:</u>	e external c nal clock in	lock input	onization Co ock.	ntrol bit					
bit 1	1 = Extern				the rising ec	lge)					
bit 0	TMR1ON: 1 = Enable 0 = Stops		bit								
	Legend:										
	R = Reada	able bit	VV = V	Writable bit	U = Unin	nplemented	bit, read as	'0'			
	- n = Value	e at POR	'1' = I	Bit is set	'0' = Bit i	s cleared	x = Bit is u	Inknown			

REGISTER 5-1: T1CON — TIMER1 CONTROL REGISTER (ADDRESS: 10h)

5.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 5.4.1).

Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

5.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the *PICmicro™ Mid-Range MCU Family Reference Manual* (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

5.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 37 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 10-2 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

While enabled, TRISIO4 and TRISIO5 are set. GP4 and GP5 read '0' and TRISIO4 and TRISIO5 are read '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

5.6 Timer1 Operation During SLEEP

Timer1 can only operate during SLEEP when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To setup the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine on an overflow.

IADLE :	D-1: r	LEGIS	IERS A	330CIA I			A2 A I						
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,			e on other ETS
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000	0000	0000	000u
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	—	TMR1IF	00	00	00	00
0Eh	TMR1L	Holding	g Register f	or the Leas	t Significant	Byte of the	16-bit TM	R1 Registe	r	XXXX	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								XXXX	xxxx	uuuu	uuuu
10h	T1CON	—	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000	0000	-uuu	uuuu
8Ch	PIE1	EEIE	ADIE	_	—	CMIE	_	_	TMR1IE	00	00	00	00
8Ch	PIE1	EEIE	ADIE	—	—	CMIE	—	_	TMR1IE	00	00	00	-

 TABLE 5-1:
 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

6.0 COMPARATOR MODULE

The rfPIC12F675 devices have one analog comparator. The inputs to the comparator are multiplexed with the GP0 and GP1 pins. There is an on-chip Comparator Voltage Reference that can also

be applied to an input of the comparator. In addition, GP2 can be configured as the comparator output. The Comparator Control Register (CMCON), shown in Register 6-1, contains the bits to control the comparator.

REGISTER 6-1: CMCON — COMPARATOR CONTROL REGISTER (ADDRESS: 19h)

	U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	COUT	—	CINV	CIS	CM2	CM1	CM0		
	bit 7							bit 0		
bit 7	Unimplem	ented: Rea	d as '0'							
bit 6	COUT: Comparator Output bit									
	When CIN									
	1 = VIN+ > 0 = VIN+ <									
	When CIN									
	1 = VIN+ <									
	0 = VIN+ >	Vin-								
bit 5	Unimplem	ented: Rea	d as '0'							
bit 4	CINV: Com	parator Out	put Inversio	n bit						
	1 = Output									
		not inverted								
bit 3	•	arator Input								
		<u>::CM0 = 110</u> nnects to C	-							
		nnects to C								
bit 2-0	CM2:CM0:	Comparato	r Mode bits							
	CM2:CM0: Comparator Mode bits Figure 6-2 shows the Comparator modes and CM2:CM0 bit settings									
	Legend:									
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as '	0'		
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown		

6.1 Comparator Operation

A single comparator is shown in Figure 6-1, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 6-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog	i						
	inputs, the appropriate bits must be	:						
	programmed in the CMCON (19h) register.							


The polarity of the comparator output can be inverted by setting the CINV bit (CMCON<4>). Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 6-1.

TABLE 6-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
VIN- > VIN+	0	0
Vin- < Vin+	0	1
VIN- > VIN+	1	1
Vin- < Vin+	1	0



SINGLE COMPARATOR




6.2 Comparator Configuration

There are eight modes of operation for the comparator. The CMCON register, shown in Register 6-1, is used to select the mode. Figure 6-2 shows the eight possible modes. The TRISIO register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for a specified period of time. Refer to the specifications in Section 13.0.

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

FIGURE 6-2: COMPARATOR I/O OPERATING MODES




6.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 6-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 6-3: ANALOG INPUT MODE




6.4 Comparator Output

The comparator output, COUT, is read through the CMCON register. This bit is read-only. The comparator output may also be directly output to the GP2 pin in three of the eight possible modes, as shown in Figure 6-2. When in one of these modes, the output on GP2 is asynchronous to the internal clock. Figure 6-4 shows the comparator output block diagram.

The TRISIO<2> bit functions as an output enable/ disable for the GP2 pin while the comparator is in an Output mode.

- Note 1: When reading the GPIO register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the TTL input specification.
 - 2: Analog levels on any pin that is defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 6-4: MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM



6.5 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The internal reference signal is used for four of the eight Comparator modes. The VRCON register, Register 6-2, controls the voltage reference module shown in Figure 6-5.

6.5.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.


The following equations determine the output voltages:

VRR = 1 (low range): CVREF = (VR3:VR0 / 24) x VDD VRR = 0 (high range): CVREF = (VDD / 4) + (VR3:VR0 x VDD / 32)

6.5.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 6-5) keep CVREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in Section 13.0.





6.6 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 13-7).

6.7 Operation During SLEEP

Both the comparator and voltage reference, if enabled before entering SLEEP mode, remain active during SLEEP. This results in higher SLEEP currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in SLEEP mode, turn off the comparator, CM2:CM0 = 111, and voltage reference, VRCON<7> = 0. While the comparator is enabled during SLEEP, an interrupt will wake-up the device. If the device wakes up from SLEEP, the contents of the CMCON and VRCON registers are not affected.

6.8 Effects of a RESET

A device RESET forces the CMCON and VRCON registers to their RESET states. This forces the comparator module to be in the Comparator Reset mode, CM2:CM0 = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

rfPIC12F675

51ER 0-2.	VRCON-	VOLTAGE			KOL KEG	ISTER (AL	DRE33. 9	911)			
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	VREN	_	VRR	—	VR3	VR2	VR1	VR0			
	bit 7							bit 0			
bit 7	VREN: CVR										
		 1 = CVREF circuit powered on 0 = CVREF circuit powered down, no IDD drain 									
bit 6	Unimpleme	Unimplemented: Read as '0'									
bit 5	VRR: CVRE	0	election bit								
	1 = Low ran 0 = High rar	0									
bit 4	Unimpleme	nted: Rea	d as '0'								
bit 3-0	VR3:VR0: (VREF value	e selection ($0 \le VR$ [3:0] :	≤ 15						
			•	0 / 24) * Vdd							
	When VRR	= 0: CVREF	= VDD/4 + ((VR3:VR0 / 3	32) * Vdd						
	Legend:										
	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
	- n = Value a	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown			

REGISTER 6-2: VRCON — VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

6.9 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<6>, to determine the actual change that has occurred. The CMIF bit, PIR1<3>, is the comparator interrupt flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

Note: If a change in the CMCON register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<3>) interrupt flag may not get set.


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
0Ch	PIR1	EEIF	ADIF	—	_	CMIF	—	—	TMR1IF	00 00	00 00
19h	CMCON	-	COUT	—	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
8Ch	PIE1	EEIE	ADIE	—	_	CMIE	—	—	TMR1IE	00 00	00 00
85h	TRISIO	—	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
99h	VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

TABLE 6-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the comparator module.

7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The rfPIC12F675 has four analog inputs, multiplexed into one sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 7-1 shows the block diagram of the A/D.



7.1 A/D Configuration and Operation

There are two registers available to control the functionality of the A/D module:

- 1. ADCON0 (Register 7-1)
- 2. ANSEL (Register 7-2)

7.1.1 ANALOG PORT PINS

The ANS3:ANS0 bits (ANSEL<3:0>) and the TRISIO bits control the operation of the A/D port pins. Set the corresponding TRISIO bits to set the pin output driver to its high impedance state. Likewise, set the corresponding ANS bit to disable the digital input buffer.

Note:	Analog voltages on any pin that is defined								
	as a digital input may cause the input								
	buffer to conduct excess current.								

7.1.2 CHANNEL SELECTION

There are four analog channels, AN0 through AN3. The CHS1:CHS0 bits (ADCON0<3:2>) control which channel is connected to the sample and hold circuit.

7.1.3 VOLTAGE REFERENCE

There are two options for the voltage reference to the A/D converter: either VDD is used, or an analog voltage applied to VREF is used. The VCFG bit (ADCON0<6>)

controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.

7.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ANSEL<6:4>). There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal RC oscillator)

For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6 μ s. Table 7-1 shows a few TAD calculations for selected frequencies.

TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock	(Source (TAD)	Device Frequency								
Operation	ADCS2:ADCS0	20 MHz	5 MHz	4 MHz	1.25 MHz					
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.6 μs					
4 Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs ⁽²⁾	3.2 μs					
8 Tosc	001	400 ns ⁽²⁾	1.6 μs	2.0 μs	6.4 μs					
16 Tosc	101	800 ns ⁽²⁾	3.2 μs	4.0 μs	12.8 μs ⁽³⁾					
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs ⁽³⁾	25.6 μs ⁽³⁾					
64 Tosc	110	3.2 μs	12.8 μs ⁽³⁾	16.0 μs ⁽³⁾	51.2 μs ⁽³⁾					
A/D RC	x11	2 - 6 μs ^(1,4)								

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of $4 \mu s$ for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during SLEEP.

7.1.5 STARTING A CONVERSION

The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:


- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- · Generates an interrupt (if enabled).

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

Note: The GO/DONE bit should not be set in the same instruction that turns on the A/D.

7.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 7-2 shows the output formats.



	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	ADFM	VCFG	_	—	CHS1	CHS0	GO/DONE	ADON			
	bit 7			L	L	L	1 1	bit 0			
bit 7	ADFM: A/D	OResult For	med Select	bit							
	1 = Right ju										
	0 = Left jus										
bit 6		tage Refere	nce bit								
	1 = VREF p 0 = VDD	IN									
bit 5-4		Unimplemented: Read as zero									
bit 3-2	00 = Chan 01 = Chan 10 = Chan	CHS1:CHS0: Analog Channel Select bits 00 = Channel 00 (AN0) 01 = Channel 01 (AN1) 10 = Channel 02 (AN2) 11 = Channel 03 (AN3)									
bit 1	1 = A/D co This bit	•	cle in progre	ess. Setting d by hardwa			nversion cycle rsion has com				
bit 0	ADON: A/I	Conversio	n STATUS k	oit							
		nverter mod		0							
	0 = A/D col	0 = A/D converter is shut-off and consumes no operating current									
	Legend:										
	R = Reada	ble bit	VV = VV	/ritable bit	U = Unir	nplemented	d bit, read as '	0'			

REGISTER 7-1: ADCON0 — A/D CONTROL REGISTER (ADDRESS: 1Fh)

rfPIC12F675

	/ TOLL	/	ULLU!			o r 11)					
	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1			
	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0			
	bit 7							bit 0			
bit 7	Unimplemented: Read as '0'.										
bit 6-4	ADCS<2:0>: A/D Conversion Clock Select bits										
	 000 = Fosc/2 001 = Fosc/8 010 = Fosc/32 x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max) 100 = Fosc/4 101 = Fosc/16 110 = Fosc/64 3-0 ANS3:ANS0: Analog Select bits (Between analog or digital function on pins AN<3:0>, respectively.) 1 = Analog input; pin is assigned as analog input⁽¹⁾ 0 = Digital I/O; pin is assigned to port or special function 										
bit 3-0											
	Note 1:	weak pull-u	ups, and inte	errupt-on-cha	automatically di ange. The corre ernal control of	sponding 7	FRISIO bit r	nust be set			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 7-2: ANSEL — ANALOG SELECT REGISTER (ADDRESS: 9Fh)

7.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 7-3. The maximum recommended impedance for analog sources is 10 k Ω . As the impedance is decreased, the acquisition time may be decreased.

EQUATION 7-1: ACQUISITION TIME

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time, TACQ, see the *PICmicro*[™] *Mid-Range Reference Manual* (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Tc	= TAMP + TC + TCOFF = $2\mu s$ + TC + [(Temperature -25°C)(0.05 μs /°C)] = CHOLD (RIC + RSS + RS) In(1/2047) = -120pF (1k Ω + 7k Ω + 10k Ω) In(0.0004885) = 16.47 μs = $2\mu s$ + 16 47 μs + [(50%C) 25%C)(0.05 μs /%C))
TACQ	= $2\mu s + 16.47\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ = $19.72\mu s$

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.





7.3 A/D Operation During SLEEP

The A/D converter module can operate during SLEEP. This requires the A/D clock source to be set to the internal RC oscillator. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared, and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled, the device awakens from SLEEP. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set. When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted, and the A/D module is turned off. The ADON bit remains set.

7.4 Effects of RESET

A device RESET forces all registers to their RESET state. Thus the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.

				DILLON							
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
05h	GPIO	—	—	GPIO5	GPIO4	GPIO3	GPIO2	GPI01	GPIO0	xx xxxxx	uu uuuu
0Bh, 8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
0Ch	PIR1	EEIF	ADIF	_	_	CMIF		_	TMR1IF	00 00	00 00
1Eh	ADRESH	Most Signif	icant 8 bits c	of the Left Sh	ifted A/D res	sult or 2 bits	of the Right	Shifted Re	esult	XXXX XXXX	uuuu uuuu
1Fh	ADCON0	ADFM	VCFG	_	_	CHS1	CHS0	GO	ADON	00 0000	00 0000
85h	TRISIO	_	_	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISI00	11 1111	11 1111
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE	00 00	00 00
9Eh	ADRESL	Least Signi	east Significant 2 bits of the Left Shifted A/D Result or 8 bits of the Right Shifted Result							XXXX XXXX	uuuu uuuu
9Fh	ANSEL	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111

TABLE 7-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D converter module.

8.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. The rfPIC12F675 devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh. The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to AC Specifications for exact limits.

When the data memory is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the *PICmicro™ Mid-Range Reference Manual* (DS33023).

REGISTER 8-1: EEDAT — EEPROM DATA REGISTER (ADDRESS: 9Ah)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **EEDATn**: Byte value to write to or read from Data EEPROM

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 8-2: EEADR — EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

U-0	R/W-0						
_	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
bit 7							bit 0

bit 7 Unimplemented: Should be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations for EEPROM Read/Write Operation

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.1 EEADR

The EEADR register can address up to a maximum of 128 bytes of data EEPROM. Only seven of the eight bits in the register (EEADR<6:0>) are required. The MSb (bit 7) is ignored.

The upper bit should always be '0' to remain upward compatible with devices that have more data EEPROM memory.

8.2 EECON1 AND EECON2 REGISTERS

EECON1 is the control register with four low order bits physically implemented. The upper four bits are nonimplemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRER<u>R bit is</u> set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit, clear it, and rewrite the location. The data and address will be cleared, therefore, the EEDATA and EEADR registers will need to be reinitialized.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

REGISTER 8-3: EECON1 — EEPROM CONTROL REGISTER (ADDRESS: 9Ch)

	LEGONI						''		
	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0	
			_	_	WRERR	WREN	WR	RD	
	bit 7				•			bit 0	
bit 7-4	Unimplem	ented: Rea	d as '0'						
bit 3	WRERR: E	EPROM Er	ror Flag bit						
	normal	•	r BOD detec	•	l (any MCLR	Reset, any	WDT Reset	during	
bit 2	2 WREN: EEPROM Write Enable bit								
		write cycles write to the	data EEPR	ОМ					
bit 1	WR: Write	Control bit							
	can onl	y be set, no	le (The bit is t cleared, in ata EEPRO	software.)	hardware or te	nce write is o	complete. Ti	ne WR bit	
bit 0	RD: Read	Control bit							
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.)								
	0 = Does not initiate an EEPROM read								
	Legend:								
	S = Bit can	only be set							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'	

n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

8.3 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 8-1. The data is available, in the very next cycle, in the EEDATA register. Therefore, it can be read in the next instruction. EEDATA holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 8-1: DATA EEPROM READ

bsf	STATUS, RPO	;Bank 1
movlw	CONFIG_ADDR	;
movwf	EEADR	;Address to read
bsf	EECON1,RD	;EE Read
movf	EEDATA,W	;Move data to W

8.4 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 8-2.

EXAMPLE 8-2: DATA EEPROM WRITE

		bsf	STATUS, RPO	;Bank 1
		bsf	EECON1,WREN	;Enable write
		bcf	INTCON,GIE	;Disable INTs
Г	-	movlw	55h	;Unlock write
e	e Se	movwf	EECON2	;
auir	luer	movlw	AAh	;
Re	Sec	movwf	EECON2	;
	_	bsf	EECON1,WR	;Start the write
		bsf	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR<7>) register must be cleared by software.

8.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 8-3) to the desired value to be written.

EXAMPLE 8-3: WRITE VERIFY

bcf	STATUS, RPO	;Bank 0
:		;Any code
bsf	STATUS, RPO	;Bank 1 READ
movf	EEDATA,W	;EEDATA not changed
		;from previous write
bsf	EECON1,RD	;YES, Read the
		;value written
xorwf	EEDATA,W	
btfss	STATUS,Z	;Is data the same
goto	WRITE_ERR	;No, handle error
:		;Yes, continue

8.5.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specifications D120 or D120A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in FLASH program memory.

8.6 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- brown-out
- power glitch
- · software malfunction

8.7 DATA EEPROM OPERATION DURING CODE PROTECT

Data memory can be code protected by programming the CPD bit to '0'.

When the data memory is code protected, the CPU is able to read and write data to the Data EEPROM. It is recommended to code protect the program memory when code protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations to '0' will also help prevent data memory code protection from becoming breached.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, B	on	Value oth RES	ner
0Ch	PIR1	EEIF	ADIF	—	_	CMIF	_	—	TMR1IF	00 0	0	00	00
9Ah	EEDATA	EEPRON	1 Data Re	gister						0000 0	000	0000	0000
9Bh	EEADR	_	EEPROM	1 Address	Register					-000 0	000	-000	0000
9Ch	EECON1	_	_	—	_	WRERR	WREN	WR	RD	x	000		q000
9Dh	EECON2 ⁽¹⁾	EEPROM	1 Control F	Register 2									

TABLE 8-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by Data EEPROM module.

Note 1: EECON2 is not a physical register.

9.0 UHF ASK/FSK TRANSMITTER

9.1 Transmitter Operation

The transmitter is a fully integrated UHF ASK/FSK transmitter consisting of crystal oscillator, Phase-Locked Loop (PLL), Power Amplifier (PA) with open-collector output, and mode control logic. There are 3 variations of this device to optimize its performance for the most commonly used frequency bands.

TABLE 9-1:FREQUENCY BANDS

Device	Frequency	Modulation
rfPIC12F675K	290-350 MHz	ASK/FSK
rfPIC12F675F	390-450 MHz	ASK/FSK
rfPIC12F675H	850-930 MHz	ASK/FSK


The internal structure of the transmitter is shown in Figure 9-1. A Colpitts oscillator generates the reference frequency set by the attached crystal. The voltage controlled oscillator (VCO) converts the voltage on the LF pin to a frequency. This frequency is divided by 32 and compared to the crystal reference. If the frequency or phase does not match the reference, the charge pump corrects the voltage on the LF pin. The VCO output signal is also amplified by the PA, whose single ended output drives the user's antenna.

The external components required are a crystal to set the transmit frequency, a supply bypass capacitor, and two to seven biasing/impedance matching components to get maximum power to the antenna. The two control signals from the microcontroller are connected externally for maximum design flexibility. The rfPIC12F675 is capable of transmitting data by Amplitude Shift Keying (ASK) or Frequency Shift Keying (FSK).

The rfPIC12F675 is a radio frequency (RF) emitting device. Wireless RF devices are governed by a country's regulating agency. For example, in the United States it is the Federal Communications Committee (FCC) and in Europe it is the European Conference of Postal and Telecommunications Administrations (CEPT). It is the responsibility of the designer to ensure that their end product conforms to rules and regulations of the country of use and/or sale.

RF devices require correct board level implementation in order to meet regulatory requirements. Layout considerations are listed at the end of each subsection. It is required to place a ground plane on the PCB to reduce unwanted radio frequency emissions.

FIGURE 9-1: TRANSMITTER BLOCK DIAGRAM



9.2 Supply Voltage (VDDRF, VSSRF)

Pins VDDRF and VSSRF supply power and ground respectively to the transmitter. These power pins are separate from power supply pins VDD and Vss to the microcontroller. Both VSSRF pins should be tied to the ground plane with the shortest possible traces. The microcontroller ground should be tied to the same RF ground potential. However, the VDDRF supply can be at a different potential than the microcontroller as long as the RFEN and DATA input levels are within specification limits.

Layout Considerations - Provide low impedance power and ground traces to minimize spurious emissions. A two-sided PCB with a ground plane on the bottom layer is highly recommended. Separate bypass capacitors should be connected as close as possible to each of the supply pins VDD and VDDRF. Connect both VSSRF pins to the ground plane using multiple PCB vias adjacent to the VSSRF pads. Do not share these PCB vias with other ground traces. Filter the VDDRF with an RC filter if the microcontroller noise spurs exceed regulatory limits.

9.3 Crystal Oscillator

The transmitter crystal oscillator is a Colpitts oscillator that provides the reference frequency to the PLL. It is independent of the microcontroller oscillator. An external crystal or AC coupled reference signal is connected to the XTAL pin. The transmit frequency is fixed and determined by the crystal frequency according to the formula:

$$f_{transmit} = f_{RFXTAL} \times 32$$

Due to the flexible selection of transmit frequency, the resulting crystal frequency may not be a standard offthe-shelf value. Therefore, for some carrier frequencies the designer will have to consult a crystal manufacturer and have a custom crystal manufactured. For background information on crystal selection see Application Note AN588, *PICmicro[®] Microcontroller Oscillator Design Guide*, and AN826 *Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro[®] Devices*.

For ASK modulation the crystal can be connected directly from RFXTAL to ground, or in series with an additional capacitor to trim the frequency. Figure 9-2 shows how the crystal is connected and Table 9-2 shows how the frequency of a typical crystal changes with capacitance.

The oscillator is enabled when the RFEN input is high. It takes the crystal approximately 1 ms to start oscillating. Higher frequency crystals start-up faster than lower frequencies. The crystal oscillator start time (TON) is listed in Table 13-11, Transmitter AC Characteristics. This start-up time is mainly due to the crystal building up an oscillation, but also includes the time for the PLL to lock on the crystal frequency.

9.4 ASK Modulation

In ASK modulation the data is transmitted by varying the output power. The DATAASK pin enables the PA, toggling the pin turns the RF output signal on and off. A simple receiver using a tuned filter and peak detector diode can capture the data. A more advanced superheterodyne receiver such as the rfRXD0420 can greatly increase the range and reduce susceptibility to interference.

In ASK mode the DATAFSK and FSKOUT pins are not used and should both be tied to ground. An example of a typical ASK circuit is shown in Figure 9-5. The C1 capacitor can be replaced by a short to simplify the transmitter if the receiver has a wide enough bandwidth. For a very narrowband receiver the C1 capacitor may need to be replaced by a trimmer cap to tune the transmitter to the exact frequency.




FIGURE 9-2: ASK CRYSTAL CIRCUIT

TABLE 9-2 :	XTAL OSC APPROXIMATE FREQ. VS. CAPACITANCE (ASK MODE) ⁽¹⁾
--------------------	--

C1	Predicted Frequency (MHz)	PPM from 13.55 MHz	Transmit Frequency (MHz) (32 * fxtaL)		
22 pF	13.551438	+106	433.646		
39 pF	13.550563	+42	433.618		
100 pF	13.549844	-12	433.595		
150 pF	13.549672	-24	433.5895		
470 pF	13.549548	-33	433.5856		
1000 pF	13.549344	-48	433.579		
Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V, fXTAL = 13.55 MHz					

9.5 FSK Modulation

In FSK modulation the transmit data is sent by varying the output frequency. This is done by loading the reference crystal with extra capacitance to pull it to a slightly lower frequency which the PLL then tracks. Switching the capacitance in and out with the data signal toggles the transmitter between two frequencies. These two crystal based frequencies are then multiplied by 32 for the RF transmit frequency.

Unlike the ASK transmit frequency the FSK center frequency is not actually transmitted. It is the artificial point half way between the two transmitted frequencies, calculated with this formula.

$$f_c = \frac{f_{\max} + f_{\min}}{2}$$

The other important parameter in FSK is the frequency deviation of the transmit frequency. This measures how far the frequency will swing from the center frequency. Single ended deviation is calculated with this formula.


$$\Delta f = \frac{f_{\rm max} - f_{\rm min}}{2}$$

An FSK receiver will specify its optimal value of deviation. The single ended deviation must be greater than data rate/4. The minimum deviation is usually limited by the frequency accuracy of the transmitter and receiver components. The maximum deviation is usually limited by the pulling characteristics of the transmitter crystal.

An extra capacitor and the internal switch are added to the ASK design to build an FSK transmitter as shown in Figure 9-3. The C1 capacitor in series with the crystal determines the maximum frequency.

With the DATAFSK pin high the FSKOUT pin is open and the C2 capacitor does not affect the frequency. When the DATAFSK pin goes low, FSKOUT shorts to ground, and the C2 is thrown in parallel with C1. The sum of the two caps pulls the oscillation frequency lower as shown in Figure 9-4. In FSK mode the DATAASK pin should be tied high to enable the PA. The FSK circuit is shown in Figure 9-6. Use accurate crystals for narrow bandwidth systems and large values for C1 to reduce frequency drift.










TABLE 9-3 :	TYPICAL TRANSMIT CENTER FREQUENCY AND DEVIATION (FSK MODE) ⁽¹⁾
--------------------	---

	C2 = 1000 pF	C2 = 100 pF	C2 = 47 pF		
C1 (pF)	Freq (MHz) / Dev (kHz)	Freq (MHz) / Dev (kHz) Freq (MHz) / Dev (kHz) Freq (MH			
22	433.612 / 34	433.619 / 27	433.625 / 21		
33	433.604 / 25	433.610 / 19	433.614 / 14		
39	433.598 / 20	433.604 / 14	433.608 / 10		
47	433.596 / 17	433.601 / 11.5	433.604 / 8		
68	433.593 / 13	433.598 / 9	433.600 / 5.5		
100	433.587 / 8	_	_		
Note 1: Standard Operating Conditions, TA = 25°C, RFEN = 1, VDDRF = 3V, fXTAL = 13.55 MHz					







FIGURE 9-6: TYPICAL FSK TRANSMITTER SCHEMATIC



9.6 Clock Output

The clock output is available to the microcontroller or other circuits requiring an accurate reference frequency. This signal would typically be used to correct the internal RC oscillator for system designs that require accurate bit synchronization or tight time division multiplexing. The REFCLK output can connect directly to the TOCKI or T1CKI.

The REFCLK output frequency is the crystal oscillator divided by 4 on the rfPIC12F675K and rfPIC12F675F. For the rfPIC12F675H the crystal oscillator is divided by 8.

<u>Layout considerations</u> - Keep the clock trace short and narrow yet as far as possible from other traces to reduce capacitance and the associated current draw. If the REFCLK trace must pass near the crystal and LF nodes then shield them with ground traces.

9.7 Phase-Locked Loop Filter

The LF pin connects to an internal node on the PLL filter. Typically the pin should not be connected. In specialized cases it may be necessary to load this pin with extra capacitance to ground. Adding capacitance reduces the loop filter bandwidth which trades off an increase in phase noise for a reduction in clock spurs.

Useful diagnostic measurements can be taken on the LF pin with a high impedance, low capacitance probe. Measuring the time from RFEN going high until the LF voltage stabilizes will determine the minimum delay before the start of a transmission. For more information on PLL filters refer to Application Note AN846 Basic PLL Filters for the rfPICTM/rfHCS.

<u>Layout considerations</u> - Keep traces short and if the optional loop filter capacitor is required, place it as close as possible to the LF pin with its own via to the ground plane.

9.8 Power Amplifier

The PLL output feeds the power amplifier (PA) which drives the open-collector ANT output. The output should be DC biased with an inductor to the VDDRF supply. The output impedance must be matched to the load impedance to deliver the maximum power. This is typically done with a transformer or tapped capacitor circuit. Failure to match the impedance may cause excessive spurious and harmonic emissions. For more information on transformer matching see Application Note AN831, *Matching Small Loop Antennas to rfPIC*TM *Devices*. For more information on tapped capacitor matching see Application Note AN242 *Designing an FCC Approved ASK rfPIC*TM *Transmitter*.

The transmit output power can be adjusted in five discrete steps from +9 dBm to -70 dBm by varying the voltage on the PS pin. Since the PS pin has an internal 8 μ A source the voltage can be set with a resistor from the PS pin to ground as shown in Figure 9-7. Some possible resistor values to set the current are shown in Table 9-4.

It is usually desirable to select the lowest power level step that does not compromise communications reliablity. The most important benefit is the conservation of battery power. Another reason is to make it easier to pass regulatory limits. And a third reason is to reduce interference to other communications in the shared RF spectrum. Small inefficient antennas will require higher power level settings than larger efficient antennas.






TABLE 9-4:	POWER SELECT RESISTOR SELECTION ^(1,2)

Power Step	Output Power (dBm)	PS Voltage (Volts)	R1 Resistance (Ω)	RF Transmitter Current (mA)					
4	9	1.6	open	10.7					
3	2	0.8	100k ⁽³⁾	6.5					
2	-4	0.4	47k ⁽³⁾	4.7					
1	-12	0.2	22k ⁽³⁾	3.5					
0	-70	0.1	short	2.7					
Note 1: Standard	Note 1: Standard Operating Conditions, TA = 25°C, RFEN = 1, VDDRF = 3V, fTRANSMIT = 433.92 MHz								
2: Typical values, for complete specifications see data sheet Section 13.0.									
3: R1 resist	or variations plus IPS curr	ent supply variations mu	st not exceed VPS st	tep limits.					

9.9 Digital Control Signals

The mode control logic pin RFEN controls the operation of the transmitter. When RFEN goes high, the crystal oscillator starts up. The voltage on the LF pin ramps up proportionally to the RF frequency. The PLL can lock onto the frequency faster than the starting up crystal can stabilize. When the LF pin reaches 0.8V, the RF frequency is close to locked on the crystal frequency. This initiates a 150 microsecond delay to ensure that the PLL settles. After the delay, the PS bias current and power amplifier are enabled to start transmitting when DATAASK goes high.

When RFEN is low, the transmitter goes into a very low power Standby mode. The power amplifier is disabled and the crystal oscillator stops. The RFEN pin has an internal pull-down resistor.

9.10 Low Voltage Output Disable

The rfPIC12F675 transmitter has a built in low voltage disable centered at about 1.85V. If the supply voltage drops below this voltage the power amplifier is disabled to prevent uncontrolled transmissions.

10.0 SPECIAL FEATURES OF THE CPU

Certain special circuits that deal with the needs of real time applications are what sets a microcontroller apart from other processors. The rfPIC12F675 Family has a host of such features intended to:

- maximize system reliability
- minimize cost through elimination of external components
- provide power saving operating modes and offer code protection.

These features are:

- Oscillator selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Detect (BOD)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID Locations
- In-Circuit Serial Programming

The rfPIC12F675 has a Watchdog Timer that is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can provide at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through:

- External RESET
- · Watchdog Timer wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 10-1).

10.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations, as shown in Register 10-1. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h - 3FFFh), which can be accessed only during programming. See rfPIC12F675 Programming Specification for more information.

REGISTER 10-1: CONFIG - CONFIGURATION WORD (ADDRESS: 2007h)

R/P-1	R/P-1	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
BG1	BG0	_			CPD	CP	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0
bit 13													bit 0
bit 13-						for BOE	D and PO	R voltage	(1)				
		= Lowe											
L:L 44 (= Highe	-		-								
bit 11-9	-	nimplem											
bit 8		PD: Data = Data m				disable	4						
		= Data m											
bit 7		Code I					-						
		= Progra			protectio	on is disa	abled						
	0 =	= Progra	m Memo	ry code	protectio	on is ena	bled						
bit 6		DDEN: B		t Detect	Enable b	oit ⁽⁴⁾							
		= BOD e											
L 14 F		= BOD di		<u>.</u>		(5)							
bit 5		CLRE: <u>G</u> = GP3/M											
							CLR interr	hally tied t	to Vdd				
bit 4		VRTE: P			•			,					
	1 =	= PWRT	disabled	I									
		= PWRT											
bit 3		DTE: Wa		Fimer En	able bit								
		= WDT e = WDT d											
bit 2-0		SC2:FC			Soloction	a bite							
Dit 2-0								/CLKOUT	nin RC	on GP5	0801/0		
								OUT pin, F					
	10	1 = INTC	DSC osci	llator: CL	KOUT fu	unction o	n GP4/OS	C2/CLKC	OUT pin, l	/O functio	on on GP		
								CLKOUT				OSC1/C	LKIN
								CLKIN on GP4/OSC					N
								CLKOUT					N
								CLKOUT					
	No	ote 1: ⊺	he Band	gap Calil	oration b	its are fa	ctory prog	rammed a	and must	be read a	and save	d prior to	erasing
								ogrammin					
		-	-		onfiguratio	on word.	Microchip	Developr	ment Tool	s maintai	in all calil	bration b	its to
			actory se	0	FPROM	will he e	erased wh	en the co	de protec	ction is tu	irned off	:	
								cluding O					ction is
		tı	urned off			-		_					
								atically er					
		5: V	vnen MC	LK IS as	serted I	n INTOS		mode, the	einternal	CIOCK OS	cillator is	s disable	α.
	Le	gend:											
		= Progra	mmed u	sing ICS	Р								
	R	= Reada	ble bit		W =	Writable	e bit	U = Un	impleme	nted bit,	read as	'0'	
		- \/-			4	h:+ :+							

-n = Value at POR

0 = bit is cleared

1 = bit is set

x = bit is unknown

10.2 Oscillator Configurations

10.2.1 OSCILLATOR TYPES

The rfPIC12F675 can be operated in eight different Oscillator Option modes. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor/Capacitor (2 modes)
- INTOSC Internal Oscillator (2 modes)
- EC External Clock In

Note:	Additional information on oscillator config- urations is available in the <i>PICmicro</i> ™								
	Mid-Range Reference Manual, (DS33023)								

10.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (see Figure 10-1). The rfPIC12F675 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may yield a frequency outside of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (see Figure 10-2).

FIGURE 10-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) HS, XT OR LP OSC CONFIGURATION





FIGURE 10-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT, EC, OR LP OSC CONFIGURATION)



Note 1: Functions as GP4 in EC Osc mode.

TABLE 10-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Ranges Characterized:								
Mode	Freq	OSC1(C1)	OSC2(C2)					
ХТ	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF					
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF					
Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.								

TABLE 10-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)					
LP	32 kHz	68 - 100 pF	68 - 100 pF					
ХТ	100 kHz 2 MHz 4 MHz	68 - 150 pF 15 - 30 pF 15 - 30 pF	150 - 200 pF 15 - 30 pF 15 - 30 pF					
HS	8 MHz 10 MHz 20 MHz	15 - 30 pF 15 - 30 pF 15 - 30 pF	15 - 30 pF 15 - 30 pF 15 - 30 pF					
Note 1:	Note 1: Higher capacitance increases the stability							

of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

10.2.3 EXTERNAL CLOCK IN

For applications where a clock is already available elsewhere, users may directly drive the rfPIC12F675 provided that this external clock source meets the AC/ DC timing requirements listed in Section 13.0. Figure 10-2 shows how an external clock circuit should be configured.

Note: The microcontroller oscillator is independent of the RF peripheral oscillator. An accurate time-base is still possible with only one crystal. Use the RF crystal on transmitter and tie the REFCLK signal back into T0CKI or T1CKI to correct the RC, INTOSC, or EC clocks. Since REF-CLK is only active when RFEN=1, it is not a suitable source for CLKIN.

10.2.4 RC OSCILLATOR


For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- · Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- · Operating temperature

The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 10-3 shows how the R/C combination is connected.

Two options are available for this Oscillator mode which allow GP4 to be used as a general purpose I/O or to output Fosc/4.

FIGURE 10-3: RC OSCILLATOR MODE



10.2.5 INTERNAL 4 MHz OSCILLATOR

When calibrated, the internal oscillator provides a fixed 4 MHz (nominal) system clock. See Electrical Specifications, Section 13.0, for information on variation over voltage and temperature.

Two options are available for this Oscillator mode which allow GP4 to be used as a general purpose I/O or to output Fosc/4.

10.2.5.1 Calibrating the Internal Oscillator

A calibration instruction is programmed into the last location of program memory. This instruction is a RETLW XX, where the literal is the calibration value. The literal is placed in the OSCCAL register to set the calibration of the internal oscillator. Example 10-1 demonstrates how to calibrate the internal oscillator. For best operation, decouple (with capacitance) VDD and Vss as close to the device as possible.

Note: Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be saved prior to erasing part as specified in the rfPIC12F675 Programming specification. Microchip Development Tools maintain all calibration bits to factory settings.

EXAMPLE 10-1: CALIBRATING THE INTERNAL OSCILLATOR

bsf	STATUS,	RP0	;Bank 1
call	3FFh		;Get the cal value
movwf	OSCCAL	rp0	;Calibrate
bcf	STATUS,		;Bank 0

10.2.6 CLKOUT

The rfPIC12F675 devices can be configured to provide a clock out signal in the INTOSC and RC oscillator modes. When configured, the oscillator frequency divided by four (Fosc/4) is output on the GP4/OSC2/ CLKOUT pin. Fosc/4 can be used for test purposes or to synchronize other logic.

10.3 **RESET**

The rfPIC12F675 differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during SLEEP
- d) MCLR Reset during normal operation
- e) MCLR Reset during SLEEP
- f) Brown-out Detect (BOD)

Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on:

- · Power-on Reset
- MCLR Reset
- WDT Reset
- WDT Reset during SLEEP
- Brown-out Detect (BOD) Reset

They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. \overline{TO} and \overline{PD} bits are set or cleared differently in different RESET situations as indicated in Table 10-4. These bits are used in software to determine the nature of the RESET. See Table 10-7 for a full description of RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 10-4.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 13-4 in Electrical Specifications Section for pulse width specification.




FIGURE 10-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

rfPIC12F675

10.3.1 MCLR


<u>The rfPIC12F675</u> devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 10-5, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by setting the $\underline{\text{MCLRE}}$ bit in the configuration word. When enabled, $\overline{\text{MCLR}}$ is internally tied to $\underline{\text{VDD}}$. No internal pull-up option is available for the $\overline{\text{MCLR}}$ pin.

FIGURE 10-5: RECOMMENDED MCLR CIRCUIT



10.3.2 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details (see Section 13.0).

Note:	The POR circuit does not produce a	an
	internal RESET when VDD declines.	

When the device starts normal operation (exits the RESET condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

10.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Detect. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the <u>VDD to</u> rise to an acceptable level. A configuration bit, <u>PWRTE</u> can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Detect is enabled.

The Power-up Time delay will vary from chip to chip and due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 13.0).

10.3.4 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

10.3.5 BROWN-OUT DETECT (BOD)

The rfPIC12F675 members have on-chip Brown-out Detect circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Detect circuitry. If VDD falls below VBOD for greater than parameter (TBOD) in Table 13-4 (see Section 13.0), the Brown-out situation will reset the device. This will occur regardless of VDD slew-rate. A RESET is not guaranteed to occur if VDD falls below VBOD for less than parameter (TBOD). On any RESET (Power-on, Brown-out, Watchdog, etc.), the chip will remain in RESET until VDD rises above BVDD (see Figure 10-6). The Power-up Timer will now be invoked, if enabled, and will keep the chip in RESET an additional 72 ms.

Note: A Brown-out Detect does not enable the Power-up Timer if the PWRTE bit in the configuration word is set.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms RESET.



10.3.6 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in EC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no time-out at all. Figure 10-7, Figure 10-8 and Figure 10-9 depict time-out sequences.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 10-8). This is useful for testing purposes or to synchronize more than one rfPIC12F675 device operating in parallel.

Table 10-6 shows the RESET conditions for some special registers, while Table 10-7 shows the RESET conditions for all the registers.

10.3.7 POWER CONTROL (PCON) STATUS REGISTER

The power CONTROL/STATUS register, PCON (address 8Eh) has two bits.

Bit0 is \overline{BOD} (Brown-out). \overline{BOD} is unknown on Poweron Reset. It must then be set by the user and checked on subsequent RESETS to see if $\overline{BOD} = 0$, indicating that a brown-out has occurred. The \overline{BOD} STATUS bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting \overline{BODEN} bit = 0 in the Configuration word).

Bit1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent RESET, if POR is '0', it will indicate that a Power-on Reset must have occurred (i.e., VDD may have gone too low).

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from SLEEP
XT, HS, LP	Tpwrt + 1024•Tosc	1024•Tosc	Tpwrt + 1024•Tosc	1024•Tosc	1024•Tosc
RC, EC, INTOSC	TPWRT	—	TPWRT	_	

TABLE 10-3: TIME-OUT IN VARIOUS SITUATIONS

TABLE 10-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOD	то	PD	
0	u	1	1	Power-on Reset
1	0	1	1	Brown-out Detect
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during SLEEP

Legend: u = unchanged, x = unknown

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS ⁽¹⁾
03h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_			_			POR	BOD	0x	uq

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during normal operation.

TABLE 10-6: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 Ouuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	սսս0 Օսսս	uu
Brown-out Detect	000h	0001 luuu	10
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 10-7:	INITIALIZATION CONDITION FOR REGISTERS									
Register	Address	Power-on Reset	 MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Detect⁽¹⁾ 	 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out 						
W	_	XXXX XXXX	սսսս սսսս	սսսս սսսս						
INDF	00h/80h	—	—	_						
TMR0	01h	XXXX XXXX	սսսս սսսս	นนนน นนนน						
PCL	02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾						
STATUS	03h/83h	0001 1xxx	000q quuu (4)	uuuq quuu ⁽⁴⁾						
FSR	04h/84h	XXXX XXXX	uuuu uuuu	սսսս սսսս						
GPIO	05h	xx xxxx	uu uuuu	uu uuuu						
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu						
INTCON	0Bh/8Bh	0000 0000	0000 000u	uuuu uuqq ⁽²⁾						
PIR1	0Ch	00 00	00 00	qq qq ^(2,5)						
T1CON	10h	-000 0000	-uuu uuuu	-uuu uuuu						
CMCON	19h	-0-0 0000	-0-0 0000	-u-u uuuu						
ADRESH	1Eh	XXXX XXXX	սսսս սսսս	սսսս սսսս						
ADCON0	1Fh	00 0000	00 0000	uu uuuu						
OPTION_REG	81h	1111 1111	1111 1111	սսսս սսսս						
TRISIO	85h	11 1111	11 1111	uu uuuu						
PIE1	8Ch	00 00	00 00	uu uu						
PCON	8Eh	0x	(1,6)							
OSCCAL	90h	1000 00	1000 00	uuuu uu						
WPU	95h	11 -111	11 -111	นนนน นนนน						
IOC	96h	00 0000	00 0000	uu uuuu						
VRCON	99h	0-0- 0000	0-0- 0000	u-u- uuuu						
EEDATA	9Ah	0000 0000	0000 0000	นนนน นนนน						
EEADR	9Bh	-000 0000	-000 0000	-uuu uuuu						
EECON1	9Ch	x000	d000	uuuu						
EECON2	9Dh									
ADRESL	9Eh	XXXX XXXX	นนนน นนนน	นนนน นนนน						
ANSEL	9Fh	-000 1111	-000 1111	-uuu uuuu						

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 10-6 for RESET value for specific condition.

5: If wake-up was due to data EEPROM write completing, Bit 7 = 1; A/D conversion completing, Bit 6 = 1; Comparator input changing, bit 3 = 1; or Timer1 rolling over, bit 0 = 1. All other interrupts generating a wake-up will cause these bits to = u.

6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.

rfPIC12F675




FIGURE 10-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



10.4 Interrupts

The rfPIC12F675 has 7 sources of interrupt:

- External Interrupt GP2/INT
- TMR0 Overflow Interrupt
- · GPIO Change Interrupts
- Comparator Interrupt
- A/D Interrupt
- TMR1 Overflow Interrupt
- EEPROM Data Write Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt register (PIR) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register and PIE register. GIE is cleared on RESET.

The return from interrupt instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT pin interrupt
- · GP port change interrupt
- TMR0 overflow interrupt

The peripheral interrupt flags are contained in the special register PIR1. The corresponding interrupt enable bit is contained in Special Register PIE1.

The following interrupt flags are contained in the PIR register:

- · EEPROM data write interrupt
- A/D interrupt
- · Comparator interrupt
- Timer1 overflow interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt
- · The return address is pushed onto the stack
- The PC is loaded with 0004h


Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid GP2/ INT recursive interrupts.

For external interrupt events, such as the INT pin, or GP port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 10-11). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- **Note 1:** Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

rfPIC12F675

FIGURE 10-10: INTERRUPT LOGIC



10.4.1 **GP2/INT INTERRUPT**

External interrupt on GP2/INT pin is edge-triggered; either rising if INTEDG bit (OPTION<6>) is set, of falling, if INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The GP2/INT interrupt can wake-up the processor from SLEEP if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.9 for details on SLEEP and Figure 10-13 for timing of wake-up from SLEEP through GP2/INT interrupt.

Note:	The ANSEL (9Fh) and CMCON (19h)
	registers must be initialized to configure an
	analog channel as a digital input. Pins
	configured as analog inputs will read '0'.

10.4.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can enabled/disabled by setting/clearing T0IE be (INTCON<5>) bit. For operation of the Timer0 module, see Section 4.0.

10.4.3 **GPIO INTERRUPT**

An input change on GPIO change sets the GPIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the GPIE (INTCON<3>) bit. Plus individual pins can be configured through the IOC register.

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then the GPIF inter-
	rupt flag may not get set.

10.4.4 COMPARATOR INTERRUPT

See Section 6.9 for description of comparator interrupt.

10.4.5 A/D CONVERTER INTERRUPT

After a conversion is complete, the ADIF flag (PIR<6>) is set. The interrupt can be enabled/disabled by setting or clearing ADIE (PIE<6>).

See Section 7.0 for operation of the A/D converter interrupt.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1 /					
CLKOUT ③					
INT pin		• (1)	 	 	
INTF Flag (INTCON<1>)	.1 5		Interrupt Latency (2)	· · ·	
GIE bit (INTCON<7>)				1 1 1 1	
INSTRUCTION F	LOW		, '	- — — — — — — '	· — — — —
PC 🕜	PC	X PC+1	X PC+1	X 0004h	X <u>0005h</u>
Instruction {	Inst (PC)	Inst (PC+1)	—	Inst (0004h)	Inst (0005h)
Instruction {	Inst (PC-1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)
Note 1: INTE	flag is sampled here (everv Q1)			

FIGURE 10-11: INT PIN INTERRUPT TIMING

2: Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

- 3: CLKOUT is available only in RC Oscillator mode.
- 4: For minimum width of INT pulse, refer to AC specs.
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
0Bh, 8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	_	TMR1IF	00 00	00 00
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE	00 00	00 00

TABLE 10-8: SUMMARY OF INTERRUPT REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the Interrupt module.

10.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (e.g., W register and STATUS register). This must be implemented in software.

Example 10-2 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 10-2:

- · Stores the W register
- Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 10-2: SAVING THE STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;copy W to temp register, could be in either bank
SWAPF	STATUS,W	;swap status to be saved into W
BCF	STATUS, RPO	;change to bank 0 regardless of current bank
MOVWF	STATUS_TEMP	;save status to bank 0 register
:		
: (ISR)	
:		
SWAPF	STATUS_TEMP,	W;swap STATUS_TEMP register into
		W, sets bank to original state
MOVWF	STATUS	;move W into STATUS register
SWAPF	W_TEMP,F	;swap W_TEMP
SWAPF	W_TEMP,W	;swap W_TEMP into W

10.6 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which requires no external components. This RC oscillator is separate from the external RC oscillator of the CLKIN pin and INTOSC. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped (for example, by execution of a SLEEP instruction). During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 10.1).

10.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

10.6.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (i.e., VDD = Min., Temperature = Max., Max. WDT prescaler) it may take several seconds before a WDT time-out occurs.






TABLE 10-9: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
2007h	Config. bits	CP	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0	uuuu uuuu	uuuu uuuu

Legend: u = Unchanged, shaded cells are not used by the Watchdog Timer.

10.7 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

10.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	The entire data EEPROM and FLASH
	program memory will be erased when the
	code protection is turned off. The INTOSC
	calibration data is also erased. See
	rfPIC12F675 Programming Specification
	for more information.

10.9 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- · WDT will be cleared but keeps running
- PD bit in the STATUS register is cleared
- TO bit is set
- · Oscillator driver is turned off
- I/O ports maintain the status they had before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on GPIO should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a RESET generated by a WDT time-out does not drive MCLR pin low.

10.9.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from GP2/INT pin, GPIO change, or a peripheral interrupt.

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.





FIGURE 10-13: WAKE-UP FROM SLEEP THROUGH INTERRUPT

GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in
 CLKOUT is not available in XT, HS, LP or EC Osc modes, but shown here for timing reference.



10.10 In-Circuit Serial Programming

The rfPIC12F675 microcontrollers can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three lines for power, ground, and programming voltage.


This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller before shipping the product. This also allows the most recent firmware or custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see Programming Specification). GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the Programming Specifications document.

A typical In-Circuit Serial Programming connection is shown in Figure 10-14. The programming connections are isolated from conflicting outputs and capacitive loads by the 3 resistors. The VDD connection on MCLR may not be required if the pin is configured as GP3. Do not place sensitive circuitry on the GP3/MCLR pin without protection since the VPP signal goes well above VDD during programming.

FIGURE 10-15: PARALLEL DIP SOCKET FOR EMULATION



10.11 In-Circuit Debugging

Since in-<u>circuit</u> debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with an 8-pin microcontroller is not practical. Since the MPLAB ICE 2000 emulation module leads would be too long for the RF signals the following debug/emulation strategy is recommended.

Build a prototype board with all your digital, analog, and RF circuitry. Add an 8 pin DIP socket for the PIC12F675 debugging. Connect the socket as shown in Figure 10-15. When soldering the rfPIC12F675 down bend up pins 1-4 and 17-20 so that they do not contact the board. A PIC12F675 or emulation/debugging development tool can be plugged into the socket as in Figure 10-16.

This test method encourages RF development to start early, as soon as the firmware can toggle the RF enable and data lines. The socket can even be left in the final layout for in-circuit production programming. A simple method for programming is to solder all the rfPIC12F675 pins to the board and move the 8-pin DIP socket to the back side of the board. Then use the 8-pin standoff from the MPLAB ICE 2000 emulator to connect the PCB to a programmer such as the Pro Mate[®] II or PICkit™ 1 as in Figure 10-17.

There is an ICD 2 header inteface board for the PIC12F675, part number AC162050. This special ICD module is mounted on the top of a header and its

signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 8-pin socket that plugs into the user's target via the 8-pin standoff connector.

When the $\overline{\text{ICD}}$ pin on the PIC12F675-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 10-10 shows resources consumed by the background debugger:

TABLE 10-10: DEBUGGER RESOURCES

I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 300h - 3FEh

For more information, see 8-Pin MPLAB ICD 2 Header Information Sheet (DS51292) available on Microchip's website (www.microchip.com).

FIGURE 10-16: IN-CIRCUIT DEBUGGING USING THE PARALLEL DIP SOCKET





FIGURE 10-17: IN-CIRCUIT PROGRAMMING USING THE PARALLEL DIP SOCKET



11.0 INSTRUCTION SET SUMMARY

The rfPIC12F675 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each rfPIC12F675 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 11-1, while the various opcode fields are summarized in Table 11-1.

Table 11-2 lists the instructions recognized by the MPASMTM assembler. A complete description of each instruction is also available in the *PICmicro*TM *Mid-Range Reference Manual* (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future products, do not use the OPTION
	and TRISIO instructions.

All instruction examples use the format `0xhh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

11.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result that the condition that sets the GPIF flag would be cleared.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 11-2: rfPIC12F675 INSTRUCTION SET

	onic,	Description	Cycles		14-Bit	opoout	Status	Notes	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff		Z	1,2
INCFSZ	f. d	Increment f, Skip if 0	1(2)	00	1111			_	1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff		Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff		Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff	2	1,2
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF						dfff		C	4.0
	f, d	Rotate Left f through Carry	-	00	1101			C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff		C C DC 7	1,2
SUBWF	f, d	Subtract W from f		00	0010	dfff		C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		_	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE	REGISTER OPER	RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CO	ONTROL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10		kkkk		-, -	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLW	k	Move literal to W	1	11		kkkk		_	
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11		kkkk			
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110		TO,PD	
		-						,	
SUBLW XORLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z	
VOKLW	k	Exclusive OR literal with W		11	1010	kkkk	кккк	Z	

It When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the *PICmicro™ Mid-Range MCU Family Reference Manual* (DS33023).

11.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[/abe/] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{W}DT \text{ prescaler,} \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down STATUS bit, \overline{PD} is cleared. Time-out STATUS bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.

XORWF	Exclusive OR W with f									
Syntax:	[<i>label</i>] XORWF f,d									
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$									
Operation:	(W) .XOR. (f) \rightarrow (destination)									
Status Affected:	Z									
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.									

XORLW	Exclusive OR Literal with W								
Syntax:	[<i>label</i>] XORLW k								
Operands:	$0 \leq k \leq 255$								
Operation:	(W) .XOR. $k \rightarrow (W)$								
Status Affected:	Z								
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.								

12.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

12.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

12.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

12.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

12.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

12.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

12.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

12.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

12.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

12.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

12.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

12.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

12.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

12.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

12.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include analog input, push button switches and eight LEDs.

12.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

12.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

12.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

12.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8-, 14-, and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 Family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit, and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

12.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

12.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

12.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

12.22 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

12.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

12.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

NOTES:

13.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings†

Ambient temperature under bias	40 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on VDDRF with respect to VSSRF	-0.3 to +7.0V
Voltage on MCLR with respect to Vss	0.3 to +13.5V
Voltage on all GPIO pins with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on all other RF Transmitter pins with respect to VSSRF	0.3V to (VDDRF + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	
Maximum current into Vod pin	
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any GPIO pin	25 mA
Maximum output current sourced by any GPIO pin	25 mA
Maximum total current sunk by all GPIO pins	125 mA
Maximum total current sourced all GPIO pins	125 mA

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOL x IOL) + VDDRF x {IDDRF - \sum IOHRF} + \sum {(VDDRF-VOHRF) x IOHRF} + \sum (VOLRF x IOLRF)

† NOTICE: Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.








FIGURE 13-2: rfPIC12F675 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, $\textbf{-40^{\circ}C} \leq \textbf{TA} \leq \textbf{+125^{\circ}C}$







13.1 DC Characteristics: rfPIC12F675-I (Industrial), rfPIC12F675-E (Extended)

DC CHA	ARACTE	RISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$							
Param No.	Sym	Characteristic	Min	Min Typ† Max Units Conditions						
D001 D001A D001B D001C D001D	VDD	Supply Voltage	2.0 2.2 2.5 3.0 4.5		5.5 5.5 5.5 5.5 5.5	V V V V	Fosc < = 4 MHz: rfPIC12F675 with A/D off rfPIC12F675 with A/D on, 0°C to +125°C rfPIC12F675 with A/D on, -40°C to +125°C 4 MHz < Fosc < = 10 MHz Fosc > 10 MHz			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	—		V	Device in SLEEP mode			
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		Vss		V	See section on Power-on Reset for details			
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—		V/ms	See section on Power-on Reset for details			
D005	VBOD		_	2.1	_	V				
D006 D006A D006B D006C	VDDRF	RF Transmitter Supply Voltage	2.0 3.0 4.0 5.0		5.5 5.5 5.5 5.5	V V V V	Output Power = 4 dBm Output Power = 7.5 dBm Output Power = 8.5 dBm Output Power = 9 dBm			
D007	Vlvd	RF Low Voltage Disable	1.8	1.85	1.9	V	TA =+23°C, RFEN = VDDRF			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
Param	Device Characteristics	Min	Тур†	Мах	Units		Conditions			
No.	Borrior onlaractionetree		.,,,,,	max	enne	VDD	Note			
D010	Supply Current (IDD) ⁽³⁾	—	9	16	μΑ	2.0	Fosc = 32 kHz			
		_	18	28	μA	3.0	LP Oscillator Mode			
		—	34	54	μA	5.0				
D011		—	110	150	μA	2.0	Fosc = 1 MHz			
		—	190	280	μA	3.0	XT Oscillator Mode			
		_	330	450	μA	5.0				
D012		_	220	280	μA	2.0	Fosc = 4 MHz			
		—	370	650	μA	3.0	XT Oscillator Mode			
		—	0.6	1.4	mA	5.0				
D013		—	70	110	μA	2.0	Fosc = 1 MHz			
		—	140	250	μA	3.0	EC Oscillator Mode			
			260	390	μA	5.0				
D014		—	180	250	μA	2.0	Fosc = 4 MHz			
			320	470	μA	3.0	EC Oscillator Mode			
			580	850	μA	5.0				
D015		—	340	450	μA	2.0	Fosc = 4 MHz			
		—	500	700	μA	3.0	INTOSC Mode			
		—	0.8	1.1	mA	5.0				
D016		_	180	250	μA	2.0	Fosc = 4 MHz			
		_	320	450	μA	3.0	EXTRC Mode			
		_	580	800	μA	5.0				
D017		_	2.1	2.95	mA	4.5	Fosc = 20 MHz			
			2.4	3.0	mA	5.0	HS Oscillator Mode			

13.2 DC Characteristics: rfPIC12F675-I (Industrial)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

3: Total device current is the sum of IDD from VDD and IDDRF from VDDRF.

13.3 DC Characteristics: rfPIC12F675-I (Industrial)

		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param							Conditions			
No.	Device Characteristics	Min	Тур†	Max	Units	VDD	Note			
D020	Power-down Current	—	0.99	700	nA	2.0	WDT, BOD, Comparators, VREF, and			
	(IPD) ⁽³⁾	_	1.2	770	nA	3.0	T1OSC disabled			
		—	2.9	995	nA	5.0				
D021		—	0.3	1.5	μA	2.0	WDT Current ⁽¹⁾			
		—	1.8	3.5	μA	3.0				
			8.4	17	μA	5.0				
D022			58	70	μA	3.0	BOD Current ⁽¹⁾			
			109	130	μA	5.0				
D023			3.3	6.5	μA	2.0	Comparator Current ⁽¹⁾			
		—	6.1	8.5	μA	3.0				
		_	11.5	16	μA	5.0				
D024		—	58	70	μA	2.0	CVREF Current ⁽¹⁾			
		—	85	100	μA	3.0				
		—	138	160	μA	5.0				
D025			4.0	6.5	μA	2.0	T1 Osc Current ⁽¹⁾			
		—	4.6	7.0	μA	3.0				
		—	6.0	10.5	μA	5.0				
D026			1.2	775	nA	3.0	A/D Current ⁽¹⁾			
			2.2	1.0	mA	5.0				
D027	Power-down RF Current (IPDRF) ⁽³⁾		0.050	TBD	μΑ	3.0	RF Transmitter with RFEN=0			

[†] Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.
- 3: Total device current is the sum of IPD from VDD and IPDRF from VDDRF.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param	Device Characteristics	Min	Тур†	Мах	Units		Conditions			
No.	Device Characteristics	WITT	турт	IVIAX	Units	VDD	Note			
D010E	Supply Current (IDD) ⁽³⁾	—	9	16	μA	2.0	Fosc = 32 kHz			
		_	18	28	μA	3.0	LP Oscillator Mode			
		_	35	54	μA	5.0				
D011E		—	110	150	μA	2.0	Fosc = 1 MHz			
			190	280	μA	3.0	XT Oscillator Mode			
		—	330	450	μA	5.0				
D012E			220	280	μA	2.0	Fosc = 4 MHz			
		—	370	650	μA	3.0	XT Oscillator Mode			
			0.6	1.4	mA	5.0				
D013E		—	70	110	μA	2.0	Fosc = 1 MHz			
		_	140	250	μA	3.0	EC Oscillator Mode			
		—	260	390	μA	5.0				
D014E		_	180	250	μA	2.0	Fosc = 4 MHz			
		—	320	470	μA	3.0	EC Oscillator Mode			
		—	580	850	μA	5.0				
D015E		_	340	450	μA	2.0	Fosc = 4 MHz			
		—	500	780	μA	3.0	INTOSC Mode			
		—	0.8	1.1	mA	5.0				
D016E			180	250	μA	2.0	Fosc = 4 MHz			
			320	450	μA	3.0	EXTRC Mode			
			580	800	μA	5.0				
D017E		_	2.1	2.95	mA	4.5	Fosc = 20 MHz			
			2.4	3.0	mA	5.0	HS Oscillator Mode			

13.4 DC Characteristics: rfPIC12F675-E (Extended)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

3: Total device current is the sum of IDD from VDD and IDDRF from VDDRF.

13.5 DC Characteristics: rfPIC12F675-E (Extended)

		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param	Device Characteristics		Truct	Ман	11		Conditions			
No.	Device Characteristics	Min	Тур†	Max	Units	VDD	Note			
D020E	Power-down Current	—	0.0011	3.5	μA	2.0	WDT, BOD, Comparators, VREF, and			
	(IPD) ⁽³⁾	_	0.0012	4.0	μA	3.0	T1OSC disabled			
		—	0.0022	8.0	μA	5.0				
D021E		—	0.3	6.0	μA	2.0	WDT Current ⁽¹⁾			
		—	1.8	9.0	μA	3.0				
		—	8.4	20	μA	5.0				
D022E		_	58	70	μA	3.0	BOD Current ⁽¹⁾			
		—	109	130	μA	5.0				
D023E		—	3.3	10	μA	2.0	Comparator Current ⁽¹⁾			
		—	6.1	13	μA	3.0				
		—	11.5	24	μA	5.0				
D024E		—	58	70	μA	2.0	CVREF Current ⁽¹⁾			
		_	85	100	μA	3.0				
		—	138	165	μA	5.0				
D025E		_	4.0	10	μA	2.0	T1 Osc Current ⁽¹⁾			
		_	4.6	12	μA	3.0				
			6.0	20	μA	5.0				
D026E		_	0.0012	6.0	μA	3.0	A/D Current ⁽¹⁾			
			0.0022	8.5	μA	5.0				
D027E	Power-down RF Current (IPDRF) ⁽³⁾	—	0.050	TBD	μA	3.0	RF Transmitter, RFEN=VssRF			

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.
- 3: Total device current is the sum of IPD from VDD and IPDRF from VDDRF.

13.6 DC Characteristics: rfPIC12F675K

		Standard Operating Conditions (unless otherwise stated)Operating temperature $TA = +23^{\circ}C$ Operating Frequency $f_c = 315 \text{ MHz}$								
Param	Device Characteristics	Min	Tun	Max	Units		Conditions			
No.	Device Characteristics	WIIII	Тур	IVIAX	Units	VDD Note				
D018A	RF Transmitter Current	2.0	2.7	5.0	mA	3.0	Power Step 0, RFEN=DATAAsk=1			
D018B	(IDDRF) ⁽²⁾	2.9	3.5	7.0	mA	3.0	Power Step 1, RFEN=DATAAsk=1			
D018C		3.2	4.7	7.9	mA	3.0	Power Step 2, RFEN=DATAAsk=1			
D018D		4.5	6.5	11	mA	3.0 Power Step 3, RFEN=DATAAsk=1				
D018E		7.0	10.7	16	mA	3.0	Power Step 4, RFEN=DATAAsk=1			

Note 1: The supply current is mainly a function of the operating voltage and frequency. Other factors such as output loading and temperature also have an impact on the current consumption.

2: Total device current is the sum of IDD from VDD and IDDRF from VDDRF.

13.7 DC Characteristics: rfPIC12F675F

		Standard Operating Conditions (unless otherwise stated)Operating temperature $TA = +23^{\circ}C$ Operating Frequency $f_c = 434 \text{ MHz}$								
Param	Device Characteristics	Min	Tun	Max	Units		Conditions			
No.	Device Characteristics		Тур	WIAX	Units	Vdd	Note			
D018A	RF Transmitter Current	2.0	2.7	5.0	mA	3.0	Power Step 0, RFEN=DATAAsk=1			
D018B	(IDDRF) ⁽²⁾	2.9	3.5	7.0	mA	3.0	Power Step 1, RFEN=DATAAsk=1			
D018C		3.2	4.7	7.9	mA	3.0Power Step 2, RFEN=DATAAsk=13.0Power Step 3, RFEN=DATAAsk=1				
D018D		4.5	6.5	11	mA					
D018E		7.0	10.7	16	mA	3.0	Power Step 4, RFEN=DATAAsk=1			

Note 1: The supply current is mainly a function of the operating voltage and frequency. Other factors such as output loading and temperature also have an impact on the current consumption.

2: Total device current is the sum of IDD from VDD and IDDRF from VDDRF.

13.8 DC Characteristics: rfPIC12F675H

		Standard Operating Conditions (unless otherwise stated)Operating temperature $TA = +23^{\circ}C$ Operating Frequency $f_c = 868 \text{ MHz}$								
Param	Device Characteristics	Min	Tun	Max	Units		Conditions			
No.	Device Characteristics		Тур	IVIAX	Units	Vdd	Note			
D018A	RF Transmitter Current	2.6	4.0	6.5	mA	3.0	Power Step 0, RFEN=DATAAsk=1			
D018B	(IDDRF) ⁽²⁾	3.5	5.3	8.5	mA	3.0	Power Step 1, RFEN=DATAAsk=1			
D018C		4.5	6.7	11	mA	3.0Power Step 2, RFEN=DATAAsk=13.0Power Step 3, RFEN=DATAAsk=1				
D018D		6.0	9.0	14	mA					
D018E		9.0	14.0	20	mA	3.0	Power Step 4, RFEN=DATAAsk=1			

Note 1: The supply current is mainly a function of the operating voltage and frequency. Other factors such as output loading and temperature also have an impact on the current consumption.

2: Total device current is the sum of IDD from VDD and IDDRF from VDDRF.

13.9 DC Characteristics: rfPIC12F675-I (Industrial), rfPIC12F675-E (Extended)

	ARACT	ERISTICS			$-40^{\circ}C \le T$	$A \le +8$	s otherwise stated) 5°C for industrial 25°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030		with TTL buffer	Vss	—	0.8	V	$4.5V \le VDD \le 5.5V$
D030A			Vss	—	0.15 Vdd	V	Otherwise
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	Entire range
D032		MCLR, OSC1 (RC mode)	Vss	_	0.2 Vdd	V	
D033		OSC1 (XT and LP modes)	Vss	—	0.3	V	(Note 1)
D033A		OSC1 (HS mode)	Vss	—	0.3 Vdd	V	(Note 1)
D034		DATAASK, DATAFSK, RFEN	Vss		0.3 VDDRF	V	
		Input High Voltage					
	Vih	I/O ports		—			
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$
D040A			(0.25 VDD+0.8)	_	Vdd	V	otherwise
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd		entire range
D042		MCLR	0.8 Vdd	_	Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	_	Vdd	V	(Note 1)
D043A		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V	(Note 1)
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V	
D044		DATAASK, DATAFSK, RFEN	0.7 Vdd		VDDRF	V	
D070	Ipur	GPIO Weak Pull-up Current	50*	250	400*	μΑ	VDD = 5.0V, VPIN = VSS
D071		DATAASK Weak Pull-up	0.1*	1.5	12*	μΑ	VDDRF = RFEN = 3.0V
D072		RFENIN Weak Pull-down	0.2*	2.0	20*	μΑ	VDDRF = RFEN = 3.0V
		Input Leakage Current ⁽³⁾					
D060	lı∟	GPIO ports, DATAASK,	—	± 0.1	± 1	μA	$Vss \leq VPIN \leq VDD$,
		DATAFSK, RFEN					Pin at hi-impedance
D060A		Analog inputs	—	±0.1	± 1	μA	$Vss \le VPIN \le VDD$
D060B		VREF	—	±0.1	± 1	μA	$Vss \le VPIN \le VDD$
D061		MCLR ⁽²⁾	—	±0.1	± 5	μA	$VSS \leq VPIN \leq VDD$
D063		OSC1	_	±0.1	± 5	μA	Vss \leq VPIN \leq VDD, XT, HS and
							LP osc configuration
		Output Low Voltage					
D080	Vol	I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)
D083		OSC2/CLKOUT (RC mode)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)
		Output High Voltage					
D090	Vон	I/O ports	Vdd - 0.7	_	_	V	ІОН = -3.0 mA, VDD = 4.5V (Ind.)
D092		OSC2/CLKOUT (RC mode)	VDD - 0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V (Ind.) IOH = -1.0 mA, VDD = 4.5V (Ext.)

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC CHAR	ACTERI	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions	
		Capacitive Loading Specs on Output Pins						
D100	Cosc2	OSC2 pin	_	—	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins	_	_	50*	pF		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D120A	ED	Byte Endurance	10K	100K	_	E/W	$+85^{\circ}C \le TA \le +125^{\circ}C$	
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write cycle time	—	5	6	ms		
D123	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated	
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	-	E/W	$-40^\circ C \le TA \le +85^\circ C$	
		Program FLASH Memory						
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	
D131	Vpr	VDD for Read	VMIN	_	5.5	V	VMIN = Minimum operating voltage	
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V		
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms		
D134	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated	
		RF Transmitter ⁽²⁾						
D150	Ron	FSK Switch On resistance	—	20	60	Ω	DATAFSK=0, RFEN=1	
D151	Roff	FSK Switch Off resistance	1	—	_	MΩ	DATAFSK=1, RFEN=1	
	VPS	RF Power Select						
D152A		Voltage	VSSRF	—	0.1	V	Power Level Step 0	
D152B			0.14	—	0.24	V	Power Level Step 1	
D152C D152D			0.28 0.57		0.51 1.18	V V	Power Level Step 2 Power Level Step 3	
D152D D152E			1.23		VDDRF	V	Power Level Step 4	
D153	IPS	Power Select Current	6	8	11	μA	RFEN=1	

13.10 DC Characteristics: rfPIC12F675-I (Industrial), rfPIC12F675-E (Extended) (Cont.)

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 8.5.1 for additional information.

2: These limits are tested at room temperature.


13.11 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

Z. TPpS									
Т									
F	Frequency	Т	Time						
Lowerc	Lowercase letters (pp) and their meanings:								
рр									
сс	CCP1	osc	OSC1						
ck	CLKOUT	rd	RD						
CS	CS	rw	RD or WR						
di	SDI	sc	SCK						
do	SDO	SS	SS						
dt	Data in	tO	TOCKI						
io	I/O port	t1	T1CKI						
mc	MCLR	wr	WR						
Upperc	ase letters and their meanings:								
S									
F	Fall	Р	Period						
н	High	R	Rise						
I	Invalid (Hi-impedance)	V	Valid						
L	Low	Z	Hi-impedance						

FIGURE 13-4: LOAD CONDITIONS



13.12 AC CHARACTERISTICS: rfPIC12F675 (INDUSTRIAL, EXTENDED)




TABLE 13-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	37	kHz	LP Osc mode
			DC	_	4	MHz	XT mode
			DC	_	20	MHz	HS mode
			DC	—	20	MHz	EC mode
		Oscillator Frequency ⁽¹⁾	5	_	37	kHz	LP Osc mode
			—	4	—	MHz	INTOSC mode
			DC	—	4	MHz	RC Osc mode
			0.1	—	4	MHz	XT Osc mode
			1	—	20	MHz	HS Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	27	_	œ	μs	LP Osc mode
			50	_	x	ns	HS Osc mode
			50	—	x	ns	EC Osc mode
			250	—	x	ns	XT Osc mode
		Oscillator Period ⁽¹⁾	27		200	μs	LP Osc mode
			—	250	—	ns	INTOSC mode
			250	—	—	ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
2	TCY	Instruction Cycle Time ⁽¹⁾	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL,	External CLKIN (OSC1) High	2*	_	_	μs	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*	_	—	ns	HS oscillator, Tosc L/H duty
							cycle
			100 *	_	_	ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise	—	—	50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
			—	_	15*	ns	HS oscillator

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

© 2003 Microchip Technology Inc.

Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1	3.96	4.00	4.04	MHz	Vdd = 3.5V, 25°C
		INTOSC Frequency	±2	3.92	4.00	4.08	MHz	$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5	3.80	4.00	4.20	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (IND)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (EXT)} \end{array}$
F14	Tiosc	Oscillator Wake-up from	—	—	6	8	μs	VDD = 2.0V, -40°C to +85°C
	ST	SLEEP start-up time*	—	—	4	6	μs	VDD = 3.0V, -40°C to +85°C
			_		3	5	μS	VDD = 5.0V, -40°C to +85°C

PRECISION INTERNAL OSCILLATOR PARAMETERS **TABLE 13-2**:

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 13-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLK- OUT↓	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLK- OUT↑	—	75	200	ns	(Note 1)
12	TckR	CLKOUT rise time	_	35	100	ns	(Note 1)
13	TckF	CLKOUT fall time	—	35	100	ns	(Note 1)
14	TckL2ioV	CLKOUT↓ to Port out valid	_	_	20	ns	(Note 1)
15	TioV2ckH	Port in valid before CLKOUT↑	Tosc + 200 ns	—	—	ns	(Note 1)
16	TckH2iol	Port in hold after CLKOUT↑	0	—	_	ns	(Note 1)
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	50	150 *	ns	
			—	—	300	ns	
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	100	—		ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	—		ns	
20	TioR	Port output rise time	—	10	40	ns	
21	TioF	Port output fall time	—	10	40	ns	
22	Tinp	INT pin high or low time	25	—		ns	
23	Trbp	GPIO change INT high or low time	Тсү	—	_	ns	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4xTosc.




FIGURE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 13-8: BROWN-OUT DETECT TIMING AND CHARACTERISTICS




TABLE 13-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT DETECT REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 TBD	 TBD	 TBD	μs ms	VDD = 5V, -40°C to +85°C Extended temperature
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	17 17	25 30	ms ms	VDD = 5V, -40°C to +85°C Extended temperature
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc	—	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	72 TBD	132* TBD	ms ms	VDD = 5V, -40°C to +85°C Extended Temperature
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—		2.0	μS	
	BVDD	Brown-out Detect Voltage	2.025	_	2.175	V	
		Brown-out Hysteresis	TBD	—			
35	Твор	Brown-out Detect Pulse Width	100*			μs	$VDD \le BVDD (D005)$

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 13-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	с	haracteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5 Tcy + 20	-	—	ns	
				With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5 Tcy + 20	—		ns	
				With Prescaler	10	—	_	ns	
42*	Tt0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	-	—	ns	N = prescale value (2, 4,, 256)
45*	45* Tt1H T1CKI High Time Synchronous, N Synchronous, with Prescaler Asynchronous		No Prescaler	0.5 Tcy + 20	—	_	ns		
					15	—	—	ns	
			Asynchronous		30	—		ns	
46*	Tt1L	T1CKI Low Time	Synchronous,	No Prescaler	0.5 Tcy + 20	-	—	ns	
			Synchronous, with Prescaler		15	-	—	ns	
		Asynchronou			30	—	—	ns	
47*	Tt1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—		ns	
	Ft1		nput frequency range by setting bit T1OSCEN)		DC	—	200*	kHz	
48	TCKEZtmr1	Delay from extern	al clock edge to	timer increment	2 Tosc*	—	7 Tosc*	—	

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 13-6: COMPARATOR SPECIFICATIONS

Comparate	or Specifications	Standard Operating Conditions -40°C to +125°C (unless otherwise stated)						
Sym	Characteristics	Min	Тур	Мах	Units	Comments		
Vos	Input Offset Voltage		± 5.0	± 10	mV			
VCM	Input Common Mode Voltage	0	_	Vdd - 1.5	V			
CMRR	Common Mode Rejection Ratio	+55*	_		db			
Trt	Response Time ⁽¹⁾		150	400*	ns			
Тмс2coV	Comparator Mode Change to Output Valid	_		10*	μs			

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

TABLE 13-7: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Voltage I	Reference Specifications	Standard Operating Conditions -40°C to +125°C (unless otherwise stated)						
Sym	Characteristics	Min	Тур	Max	Units	Comments		
	Resolution		Vdd/24* Vdd/32	_	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)		
	Absolute Accuracy		_	± 1/2 ± 1/2*	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)		
	Unit Resistor Value (R)	—	2k*		Ω			
	Settling Time ⁽¹⁾	—	—	10*	μS			

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution			10 bits	bit	
A02	Eabs	Total Absolute Error*	—	_	±1	LSb	VREF = 5.0V
A03	EIL	Integral Error	—	—	±1	LSb	VREF = 5.0V
A04	Edl	Differential Error	—	_	±1	LSb	No missing codes to 10 bits VREF = 5.0V
A05	Efs	Full Scale Range	2.2*	—	5.5*	V	
A06	EOFF	Offset Error		—	±1	LSb	VREF = 5.0V
A07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.0V
A10	—	Monotonicity	_	guaranteed ⁽³⁾		—	$VSS \leq VAIN \leq VREF+$
A20 A20A	VREF	Reference Voltage	2.0 2.5	_	 Vdd + 0.3	V	Absolute minimum to ensure 10-bit accuracy
A21	Vref	Reference V High (VDD or VREF)	Vss	—	Vdd	V	
A25	VAIN	Analog Input Voltage	Vss	_	VREF	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	
A50	IREF	VREF Input Current ⁽²⁾	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.
			—	—	10	μA	During A/D conversion cycle.

TABLE 13-8: rfPIC12F675 A/D CONVERTER CHARACTERISTICS:

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from External VREF or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.




FIGURE 13-10: rfPIC12F675 A/D CONVERSION TIMING (NORMAL MODE)

TABLE 13-9: rfPIC12F675 A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	1.6	_	—	μs	Tosc based, VREF \geq 3.0V
			3.0*	—	—	μs	Tosc based, VREF full range
130	Tad	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	Тсл∨	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	—	Tad	Set GO bit to new data in A/D result register
132	TACQ	Acquisition Time	(Note 2)	11.5	—	μs	
			5*	_		μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2	—	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for minimum conditions.




TABLE 13-10:	rfPIC12F675 A/D CONVERSION REQUIREMENTS (SLEEP MODE)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	1.6	—		μs	$VREF \ge 3.0V$
			3.0*	_	—	μs	VREF full range
130	TAD	A/D Internal RC					ADCS<1:0> = 11 (RC mode)
		Oscillator Period	3.0*	6.0	9.0*	μs	At VDD = 2.5V
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	TCNV	Conversion Time	—	11	—	TAD	
		(not including Acquisition Time) ⁽¹⁾					
132	TACQ	Acquisition Time	(Note 2)	11.5		μS	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2 + Tcy		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for minimum conditions.

TABLE 13-11: rfPIC12F675K RF TRANSMITTER SPECIFICATIONS (315 MHz)

RF Trans	mitter Specifications	Standard Operating Conditions TA = +23°C (unless otherwise stated) VDDRF = 3.0V (unless otherwise stated) Fc = 315 MHz (unless otherwise stated)					
Sym	Characteristics	Min	Тур	Мах	Units	Comments	
Fc	VCO Frequency	290	—	350	MHz	32 x Frfxtal	
FXTAL	Crystal Frequency	9.06	—	10.94	MHz	Fundamental mode	
Fref	Reference Frequency	2.265	—	2.735	MHz	FRFXTAL / 4	
CL	Load Capacitance	10	—	15	pF		
Co	Static Capacitance	_	_	7	pF		
Rs	Series Resistance			70	Ω		
ASPUR	Spurious response			-10	dB	For FSK operation	
$\Delta F V D D$	Frequency Stability vs VDDRF	_	—	±3	ppm		
ΔFta	Frequency Stability vs Temp	_	—	±10	ppm	Crystal temp constant	
ΔF	FSK Deviation	±5		±80	kHz	Depends on crystal parameters	
Rfsk	FSK Data Rate			40	Kbit/s	NRZ	
Rask	ASK Data Rate			40	Kbit/s	NRZ	
TON	RFEN High to Transmit	_	1.2	1.5	ms		
Poff	RF Output Power in Step 0			-70	dBm	RFEN=1	
P1	RF Output Power in Step 1		-12		dBm	RFEN=1	
P2	RF Output Power in Step 2		-4		dBm	RFEN=1	
P 3	RF Output Power in Step 3		2		dBm	RFEN=1	
P4	RF Output Power in Step 4		4		dBm	RFEN=1, VDDRF=2.0V	
			7.5		dBm	RFEN=1, VDDRF=3.0V	
			8.5	9.5	dBm	RFEN=1, VDDRF=4.0V	
			9.0	10.5	dBm	RFEN=1, VDDRF=5.0V	
L(FM)	Phase Noise	_	-86	—	dBc/Hz	200 kHz offset	
PSPUR	Spurious Emissions	_	_	-54	dBm	47 MHz < f < 74 MHz 87.5 MHz < f < 118 MHz 174 MHz < f < 230 MHz 470 MHz < f < 862 MHz RBW = 100 kHz	
		-	—	-36	dBm	f < 1 GHz RBW = 100 kHz	
		—		-30	dBm	f > 1 GHz RBW = 1 MHz	

TABLE 13-12: rfPIC12F675F RF TRANSMITTER SPECIFICATIONS (434 MHz)

RF Trans	mitter Specifications	Standard Operating Conditions TA = +23°C (unless otherwise stated) VDDRF = 3.0V (unless otherwise stated) FC = 433.92 MHz (unless otherwise stated)					
Sym	Characteristics	Min	Тур	Max	Units	Comments	
Fc	VCO Frequency	380	_	450	MHz	32 x Frfxtal	
FXTAL	Crystal Frequency	11.88	—	14.06	MHz	Fundamental mode	
Fref	Reference Frequency	2.97	—	3.515	MHz	FRFXTAL / 4	
CL	Load Capacitance	10	—	15	pF		
Co	Static Capacitance	—	—	7	pF		
Rs	Series Resistance	_	—	70	Ω		
ASPUR	Spurious response	—	_	-10	dB	For FSK operation	
ΔF VDD	Frequency Stability vs VDDRF	—	—	±3	ppm		
ΔFta	Frequency Stability vs Temp	—	_	±10	ppm	Crystal temp constant	
ΔF	FSK Deviation	±5	—	±80	kHz	Depends on crystal parameters	
RFSK	FSK Data Rate	_	—	40	Kbit/s	NRZ	
Rask	ASK Data Rate	_	—	40	Kbit/s	NRZ	
TON	RFEN High to Transmit	_	0.8	1.2	ms		
Poff	RF Output Power in Step 0	—	_	-70	dBm	RFEN=1	
P 1	RF Output Power in Step 1	—	-12	—	dBm	RFEN=1	
P2	RF Output Power in Step 2	—	-4	—	dBm	RFEN=1	
P3	RF Output Power in Step 3	—	2	—	dBm	RFEN=1	
P4	RF Output Power in Step 4	—	4	—	dBm	RFEN=1, VDDRF=2.0V	
		—	7.5	—	dBm	RFEN=1, VDDRF=3.0V	
		—	8.5	9.5	dBm	RFEN=1, VDDRF=4.0V	
		_	9.0	10.5	dBm	RFEN=1, VDDRF=5.0V	
L(FM)	Phase Noise	—	-86	—	dBc/Hz	200 kHz offset	
Pspur	Spurious Emissions	-	_	-54	dBm	47 MHz < f < 74 MHz 87.5 MHz < f < 118 MHz 174 MHz < f < 230 MHz 470 MHz < f < 862 MHz RBW = 100 kHz	
		—	—	-36	dBm	f < 1 GHz RBW = 100 kHz	
		—	—	-30	dBm	f > 1 GHz RBW = 1 MHz	

TABLE 13-13: rfPIC12F675H RF TRANSMITTER SPECIFICATIONS (868/915 MHz)

RF Trans	mitter Specifications	Standard Operating Conditions TA = +23°C (unless otherwise stated) VDDRF = 3.0V (unless otherwise stated) FC = 868.3 MHz (unless otherwise stated)					
Sym	Characteristics	Min	Тур	Max	Units	Comments	
Fc	VCO Frequency	850		930	MHz	32 x Frfxtal	
FXTAL	Crystal Frequency	26.56	—	29.06	MHz	Fundamental mode	
Fref	Reference Frequency	3.32	—	3.63	MHz	FRFXTAL / 8	
CL	Load Capacitance	10	—	15	pF		
Со	Static Capacitance	_	—	7	pF		
Rs	Series Resistance		—	50	Ω		
ASPUR	Spurious response		—	-10	dB	For FSK operation	
ΔF VDD	Frequency Stability vs VDDRF		—	±3	ppm		
ΔFta	Frequency Stability vs Temp		—	±10	ppm	Crystal temp constant	
ΔF	FSK Deviation	±5	—	±80	kHz	Depends on crystal parameters	
RFSK	FSK Data Rate		—	40	Kbit/s	NRZ	
Rask	ASK Data Rate		—	40	Kbit/s	NRZ	
TON	RFEN High to Transmit	_	0.6	1.0	ms		
Poff	RF Output Power in Step 0		—	-70	dBm	RFEN=1	
P1	RF Output Power in Step 1		-12		dBm	RFEN=1	
P2	RF Output Power in Step 2		-4	_	dBm	RFEN=1	
P 3	RF Output Power in Step 3		2		dBm	RFEN=1	
P4	RF Output Power in Step 4		4		dBm	RFEN=1, VDDRF=2.0V	
			7.5		dBm	RFEN=1, VDDRF=3.0V	
			8.5	9.5	dBm	RFEN=1, VDDRF=4.0V	
			9.0	10.5	dBm	RFEN=1, VDDRF=5.0V	
L(FM)	Phase Noise		-82		dBc/Hz	200 kHz offset	
Pspur	Spurious Emissions	-	_	-54	dBm	47 MHz < f < 74 MHz 87.5 MHz < f < 118 MHz 174 MHz < f < 230 MHz 470 MHz < f < 862 MHz RBW = 100 kHz	
		_	—	-36	dBm	f < 1 GHz RBW = 100 kHz	
			_	-30	dBm	f > 1 GHz RBW = 1 MHz	


NOTES:


14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.












© 2003 Microchip Technology Inc.















FIGURE 14-6: MAXIMUM IPD vs. VDD OVER TEMP (+125°C)















FIGURE 14-10: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+85°C)







FIGURE 14-11: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+125°C)









FIGURE 14-14: TYPICAL IPD WITH WDT ENABLED vs. VDD OVER TEMP (-40°C TO +125°C)



© 2003 Microchip Technology Inc.

FIGURE 14-15: MAXIMUM AND MINIMUM INTOSC FREQ vs. TEMPERATURE WITH 0.1 μ F AND 0.01 μ F DECOUPLING (VDD = 3.5V)






FIGURE 14-16: MAXIMUM AND MINIMUM INTOSC FREQ vs. VDD WITH 0.1μ F AND 0.01μ F DECOUPLING (+25°C)







NOTES:

15.0 PACKAGING INFORMATION

15.1 Package Marking Information

20-Lead SSOP



Example




Legend	d: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2003 Microchip Technology Inc.

Package Type: 20-Lead SSOP

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units INCHES*			MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ф	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

NOTES:

INDEX

Α	
A/D	39
Acquisition Requirements	43
Block Diagram	39
Calculating Acquisition Time	
Configuration and Operation	
Effects of a RESET	
Internal Sampling Switch (Rss) Impedance	
Operation During SLEEP	
PIC12F675 Converter Characteristics	
Source Impedance Summary of Registers	
Absolute Maximum Ratings	
AC Characteristics	01
Industrial and Extended	99
Additional Pin Functions	
Interrupt-on-Change	19
Weak Pull-up	
Analog Input Connection Considerations	36
Analog-to-Digital Converter. See A/D	
Assembler	
MPASM Assembler	81
В	
Block Diagram	
TMR0/WDT Prescaler	25
Block Diagrams	
Analog Input Mode	36
Analog Input Model	
Comparator Output	
Comparator Voltage Reference	
GP0 and GP1 Pins	
GP2	
GP3	
GP4	
GP5 On-Chip Reset Circuit	
RC Oscillator Mode	
Timer1	
Watchdog Timer	
Brown-out	
Associated Registers	62
Brown-out Detect (BOD)	61
Brown-out Detect Timing and Characteristics1	02
С	
C Compilers	
MPLAB C17	82
MPLAB C18	
MPLAB C30	82
Calibrated Internal RC Frequencies1	00
CLKOUT	58
Code Examples	
Changing Prescaler	
Data EEPROM Read	
Data EEPROM Write	
Initializing GPIO	
Saving STATUS and W Registers in RAM	
Write Verify Code Protection	
Comparator	
Associated Registers	
Configuration	
Effects of a RESET	

Operation	
Operation During SLEEP	
Output	
Reference Response Time	
Comparator Specifications 105, 108, 109, 110,	
Comparator Voltage Reference Specifications	
Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	
Crystal Oscillator	. 50
D	
Data EEPROM Memory	
Associated Registers/Bits	. 48
Code Protection	
EEADR Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
Data Memory Organization	5
DC Characteristics	~~
Extended and Industrial	
Industrial Demonstration Boards	. 90
PICDEM 1	84
PICDEM 17	
PICDEM 18R PIC18C601/801	. 85
PICDEM 2 Plus	
PICDEM 3 PIC16C92X	. 84
PICDEM 4	
PICDEM LIN PIC16C43X	
PICDEM USB PIC16C7X5	
PICDEM.net Internet/Ethernet	
Development Support	
Device Overview	3
E	
EEPROM Data Memory	
Reading	
Spurious Write Write Verify	
Writing	
Electrical Specifications	
Errata	
Evaluation and Programming Tools	
F	
Firmware Instructions	73
-	. 75
G	_
General Purpose Register File	5
GPIO	~~
Associated Registers	
GPIO Port GPIO, TRISIO Registers	
	. 17
ID Locations	
In-Circuit Debugger	
In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers	
Indirect Addressing, INDF and FSR Registers	
Instruction Set	
ADDLW	
ADDWF	
ANDLW	
ANDWF	. 75
BCF	. 75

BSF	75
BTFSC	
BTFSS	
CALL	
CLRF	
CLRWDT COMF	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	77
IORWF	77
MOVF	78
MOVLW	78
MOVWF	
NOP	
RETLW	
RETURN	
RLF	
RRFSLEEP	
SLEEP	
SUBWF	
SWAPF	
XORLW	
XORWF	
Summary Table	
Internal 4 MHz Oscillator	58
Internal Sampling Switch (Rss) Impedance	43
Interrupts	65
Interrupts	
Á/D Converter	67
A/D Converter Comparator	67 67
A/D Converter Comparator Context Saving	67 67 68
A/D Converter Comparator Context Saving GP2/INT	67 67 68 67
A/D Converter Comparator Context Saving GP2/INT GPIO	67 67 68 67 67
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers	67 67 68 67 67 68
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0	67 67 68 67 67 68
A ['] D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0	67 67 68 67 67 68 67
A ['] D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR	67 67 68 67 67 68 67
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization	67 67 68 67 67 68 67 60
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory	67 68 67 67 68 67 68 67
A ['] D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic	67 68 67 68 67 68 67 60 45 54
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian	67 68 67 67 68 67 60 45 54 82
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger	67 68 67 67 68 67 60 45 54 82
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal	67 68 67 67 68 67 68 67 60 45 54 82 83
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator	67 68 67 67 68 67 68 67 60 45 54 82 83
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MEXTER Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal	67 67 68 67 68 67 68 67 60 45 54 82 83
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger	67 67 68 67 68 67 68 67 60 45 54 82 83
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment	67 67 68 67 68 67 68 67 68 67 60 45 54 83 83
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator	67 67 68 67 68 67 68 67 68 67 68 67 60 45 54 83 83 83 81
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software	67 67 68 67 68 67 68 67 68 67 68 67 60 45 54 83 83 83 81
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O	67 68 67 68 67 68 67 68 67 68 54 82 83 83 83 81 82
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions	67 67 68 67 68 67 68 67 60 45 54 83 83 83 81 82 73
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations	67 67 68 67 68 67 68 67 60 45 54 82 83 83 81 82 73 57
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB INtegrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST)	67 67 68 67 68 67 68 67 60 45 54 82 83 83 81 82 73 57
A/D Converter Comparator Context Saving	67 67 68 67 67 68 67 60 45 54 83 83 83 83 83 81 82 73 60
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Package Marking Information	67 67 68 67 68 67 60 45 54 83 83 83 83 81 82 73 60 123
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Package Marking Information	67 67 68 67 68 67 60 45 54 83 83 83 83 81 82 73 60 123 123
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 Memory Organization Data EEPROM Memory Mode Control Logic MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Package Marking Information	67 67 68 67 67 68 67 60 45 54 83 83 83 83 83 81 82 73 60 123 123 15

Phase-Locked Loop (PLL)	
PICkit 1 FLASH Starter Kit	85
PICSTART Plus Development Programmer	83
Pin Descriptions and Diagrams	20
Power Amplifier	53
Power Control/Status Register (PCON)	
Power Select (Table)	
Power-Down Mode (SLEEP)	70
Power-on Reset (POR)	
Power-on Reset (FOR)	60
Power-up Timer (PWRT)	
Prescaler	
Switching Prescaler Assignment	
PRO MATE II Universal Device Programmer	
Program Memory Organization	. 5
Programming, Device Instructions	73
R	
RC Oscillator	
READ-MODIFY-WRITE OPERATIONS	73
Registers	
ADCON0 (A/D Control)	41
ANSEL (Analog Select)	
CMCON (Comparator Control)	
CONFIG (Configuration Word)	
EEADR (EEPROM Address)	45
EECON1 (EEPROM Control)	
EEDAT (EEPROM Data)	45
INTCON (Interrupt Control)	11
IOCB (Interrupt-on-Change GPIO)	
Maps	
PIC12F629	6
PIC12F675	
OPTION_REG (Option) 10,	
OSCCAL (Oscillator Calibration)	14
PCON (Power Control)	14
PIE1 (Peripheral Interrupt Enable 1)	12
PIR1 (Peripheral Interrupt 1)	13
STATUS	
T1CON (Timer1 Control)	
VRCON (Voltage Reference Control)	
WPU (Weak Pull-up)	
RESET	
Revision History1	25
S	
-	~~
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	
Special Features of the CPU	55
Special Function Registers	. 6
Special Functions Registers Summary	
Τ	
-	
Time-out Sequence	61
Timer0	25
Associated Registers	
External Clock	
Interrupt	
•	
Operation	
TOCKI	26
Timer1	
Associated Registers	31
Asynchronous Counter Mode	
Reading and Writing	
Interrupt	
Modes of Operations	
Operation During SLEEP	
Oscillator	
Prescaler	20
Trescaler	29

Timer1 Module with Gate Control
CLKOUT and I/O
External Clock
INT Pin Interrupt
PIC12F675 A/D Conversion (Normal Mode)
PIC12F675 A/D Conversion Timing
(SLEEP Mode)
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer 102
Time-out Sequence on Power-up (MCLR not Tied to
VDD)/
Case 1
Case 2
Time-out Sequence on Power-up (MCLR Tied
to VDD)
Timer0 and Timer1 External Clock
Timer1 Incrementing Edge
Timing Parameter Symbology
U
UHF ASK/FSK Transmitter
CEPT
FCC
Radio Frequency49
Transmitter49
V
Voltage Reference Accuracy/Error
W
••
Watchdog Timer
Summary of Registers69
Watchdog Timer (WDT)
WWW, On-Line Support2

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent					
RE:	Reader Response						
Fron	n: Name						
	Company						
	Address						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
Appl	ication (optional):						
Wou	ld you like a reply?YN						
Devi	ce: rfPIC12F675 Lite	erature Number: DS70091A					
Que	stions:						
1. \	1. What are the best features of this document?						
_							
2. I	2. How does this document meet your hardware and software development needs?						
-							
-							
3. I	3. Do you find the organization of this document easy to follow? If not, why?						
-							
4. \	What additions to the document do y	ou think would enhance the structure and subject?					
	,						
-							
5. \	What deletions from the document c	ould be made without affecting the overall usefulness?					
-							
-							
6. I	s there any incorrect or misleading i	nformation (what and where)?					
-							
- 7 I	How would you improve this docume	ant?					
<i>i</i> . I		ant :					
-							

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	¥ /¥	x xxx	Examples:
Device	Temperature Pack Range	age Pattern	 a) rfPIC12F675F - E/SS 301 = Extended Temp., SSOP package, 434 MHz, QTP pattern #301 b) rfPIC12F675HT - I/SS = Industrial Temp.,
Device	: Standard VDD range T: (Tape and Reel)	9	SSOP package, 868 MHz, Tape and Reel
Temperature Range	$ \begin{array}{rcl} I & = & -40^{\circ}C \text{ to} \\ E & = & -40^{\circ}C \text{ to} \end{array} $		
Package	SS = SSOP		
Pattern	3-Digit Pattern Code fo	or QTP (blank otherwise)	

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei 105 Taiwan

Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany** Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd. 505 Eskdale Road Winnersh Triangle

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/25/03