



### **General Description**

The MAX15022 is a dual-output, pulse-width-modulated (PWM), step-down DC-DC regulator with dual LDO controllers. The device operates from 2.5V to 5.5V and each output can be adjusted from 0.6V to the input supply (VAVIN). The MAX15022 delivers up to 4A (regulator 1) and 2A (regulator 2) of output current with two LDO controllers that can be used to drive two external PNP transistors to provide two additional outputs. This device offers the ability to adjust the switching frequency from 500kHz to 4MHz and provides the capability of optimizing the design in terms of size and performance.

The MAX15022 utilizes a voltage-mode control scheme with external compensation to provide good noise immunity and maximum flexibility in selecting inductor values and capacitor types. The dual switching regulators operate 180° out-of-phase, thereby reducing the RMS input ripple current and thus the size of the input bypass capacitor significantly.

The MAX15022 offers the ability to track (coincident or ratiometric) or sequence during power-up and powerdown operation. When sequencing, it powers up glitchfree into a prebiased output.

Additional features include an internal undervoltage lockout with hysteresis and a digital soft-start/soft-stop for glitch-free power-up and power-down. Protection features include lossless cycle-by-cycle current limit, hiccup-mode output short-circuit protection, and thermal shutdown.

The MAX15022 is available in a space-saving, 5mm x 5mm, 28-pin TQFN-EP package and is specified for operation from -40°C to +125°C temperature range.

### **Applications**

**RFID Reader Cards** Power-over-Ethernet (PoE) IP Phones Automotive Multimedia Multivoltage Supplies Networking/Telecom

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
MAX15022ATI+	-40°C to +125°C	28 TQFN-EP*		
MAX15022ATI/V+	-40°C to +125°C	28 TQFN-EP*		


<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

N denotes an automotive qualified part.

#### Features

- ♦ 2.5V to 5.5V Input-Voltage Range
- ♦ Dual-Output Synchronous Buck Regulators
- ♦ Integrated Switches for 4A and 2A Output **Currents**
- **♦ 180° Out-Of-Phase Operation**
- ♦ Output Voltage Adjustable from 0.6V to VAVIN
- ♦ Two LDO Controllers
- ♦ Lossless, Cycle-by-Cycle Current Sensing
- **♦** External Compensation for Maximum Flexibility
- ♦ Digital Soft-Start and Soft-Stop for Tracking **Applications**
- ♦ Digital Soft-Start into a Prebiased Load for **Sequencing Applications**
- **♦** Sequencing or Coincident/Ratiometric Tracking
- ♦ Programmable Switching Frequency from 500kHz to 4MHz
- ♦ Thermal Shutdown and Hiccup-Mode Short-**Circuit Protection**
- ♦ 30µA Shutdown Current
- ♦ 100% Maximum Duty Cycle
- ♦ Space-Saving (5mm x 5mm) 28-Pin TQFN **Package**

## **Pin Configuration**



MIXIM

Maxim Integrated Products 1

<sup>\*</sup>EP = Exposed pad.

### ABSOLUTE MAXIMUM RATINGS

AVIN, PVIN_, B_, DVDD_, EN_, FB_, RT,	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
SEL to SGND0.3V to +6V	TQFN (derate 34.5mW/°C above +70°C)2758.6mW
COMP_ to SGND0.3V to (V <sub>AVIN</sub> + 0.3V)	Operating Temperature Range40°C to +125°C
PGND_ to SGND0.3V to +0.3V	Junction Temperature+150°C
LX Current (Note 1)	Storage Temperature Range60°C to +150°C
Regulator 16A	Lead Temperature (soldering, 10s)+300°C
Regulator 23A	Soldering Temperature (reflow)+260°C
Current into Any Pin Other than PVIN_,	
LX and PGND±50mA	

**Note 1:** LX has internal diodes to PGND\_ and PVIN\_. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **PACKAGE THERMAL CHARACTERISTICS (Note 2)**

TOFN

Junction-to-Ambient Thermal Resistance ( $\theta$ JA)......29°C/W Junction-to-Case Thermal Resistance ( $\theta$ JC)......2°C/W

**Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{AVIN} = V_{PVIN} = V_{DVDD} = 3.3V, V_{PGND} = V_{SGND} = 0V, R_T = 25k\Omega$ , and  $T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYSTEM SPECIFICATIONS						
Input-Voltage Range		VAVIN = VPVIN1 = VPVIN2 = VDVDD1 = VDVDD2	2.5		5.5	V
Undervoltage Lockout Threshold		AVIN rising	2.1	2.2	2.3	V
Undervoltage Lockout Hysteresis				0.12		V
Operating Supply Current		V <sub>EN</sub> _= 1.3V, V <sub>FB</sub> _ = 0.8V		3.5	6	mA
Shutdown Supply Current		V <sub>EN</sub> _ = 0V		30	65	μΑ
PWM DIGITAL SOFT-START/SOFT	T-STOP					
Soft-Start/Soft-Stop Duration				4096		Clock Cycles
Reference Voltage Steps				64		Steps
PWM ERROR AMPLIFIERS						
FB1, FB2 Input Bias Current			-1		+1	μΑ
FB1, FB2 Voltage Set-Point			0.593	0.599	0.605	V
COMP1, COMP2 Voltage Range		ICOMP_ = -250µA to +250µA	0.3	VA	VIN - 0.5	V
Error-Amplifier Open-Loop Gain				80		dB
Error-Amplifier Unity-Gain Bandwidth				12		MHz

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVIN} = V_{PVIN} = V_{DVDD} = 3.3V, V_{PGND} = V_{SGND} = 0V, R_T = 25k\Omega, and T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO CONTROLLERS	•	•	•			
FB3, FB4 Input Bias Current			-250		+250	nA
FB3, FB4 Voltage Set-point		5mA sink current, $V_{B_{\perp}} = 0.5V$ to 5.5V	0.585	0.600	0.615	V
FB3, FB4 to B3, B4 Transconductance		2.5mA to 10mA sink current, VB_ = 0.5V to 5.5V	0.56	1.20	2.30	S
B3, B4 Driver Sink Current		$V_{FB3}$ , $V_{FB4} = 0V$ , $V_{B_{-}} = 0.5V$ to 5.5V	20			mA
LDO Soft-Start Duration				512		Clock Cycles
LDO Reference Voltage Steps				64		Steps
POWER MOSFETS						
Regulator 1 p-Channel MOSFET RDSON		$V_{DVDD1} = 5V$		50	90	mΩ
Regulator 1 n-Channel MOSFET RDSON		V <sub>DVDD1</sub> = 5V		30	50	mΩ
Regulator 1 Gate Charge		$V_{DVDD1} = 5V$		8		nC
Maximum LX1 RMS Current				4		А
Regulator 2 p-Channel MOSFET RDSON		V <sub>DVDD2</sub> = 5V		100	180	mΩ
Regulator 2 n-Channel MOSFET RDSON		V <sub>DVDD2</sub> = 5V		60	100	mΩ
Regulator 2 Gate Charge		$V_{DVDD2} = 5V$		4		nC
Maximum LX2 RMS Current				2		А
PWM CURRENT LIMIT AND HICCU	P MODE					
Regulator 1 Peak Current Limit		V <sub>P</sub> VIN = V <sub>A</sub> VIN = 3.3V	4.5	4.9	5.3	А
riegulator i i eak Guiterit Eiriit		V <sub>PVIN</sub> = V <sub>AVIN</sub> = 2.5V	3.40	3.65	3.95	
Regulator 1 Valley Current Limit		VPVIN = VAVIN = 3.3V	4.0	5.0	5.65	А
riogalator i valley Garrent Elimit		V <sub>PVIN</sub> = V <sub>AVIN</sub> = 2.5V	3.0	3.7	4.25	, ,
Regulator 2 Peak Current Limit		VPVIN = VAVIN = 3.3V	2.25	2.45	2.65	А
riegulator 2 i can current Elimit		$V_{PVIN} = V_{AVIN} = 2.5V$	1.70	1.85	1.98	, (
Regulator 2 Valley Current Limit		VPVIN = VAVIN = 3.3V	2.0	2.5	2.83	А
		VPVIN = VAVIN = 2.5V	1.5	1.85	2.13	, ,
Number of Cumulative Current- Limit Events to Hiccup	N <sub>CL</sub>			4		Clock Cycles
Number of Consecutive Noncurrent Limit Cycles to Clear N <sub>CL</sub>	N <sub>CLR</sub>			3		Clock Cycles
Hiccup Timeout	N <sub>H</sub> T			8192		Clock Cycles

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVIN} = V_{PVIN}_- = V_{DVDD}_- = 3.3V, V_{PGND}_- = V_{SGND} = 0V, R_T = 25k\Omega$ , and  $T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ENABLE/SEL	•		1			
EN_ Threshold		V <sub>EN</sub> _ rising	1.207	1.225	1.243	V
EN_ Hysteresis				0.12		V
EN_ Input Current			-2.5		+2.5	μΑ
SEL High Threshold			0.85 x V	AVIN		V
SEL Low Threshold				0.2	2 x V <sub>AVIN</sub>	V
SEL Input Bias Current		Present only during startup	-100		+100	μΑ
OSCILLATOR						
Switching Frequency Range	fsw	$f_{SW} = 4MHz \times [V_{RT}(V)/1.067(V)]$ (Note 4)			4000	kHz
Oscillator Accuracy		f <sub>SW</sub> ≤ 1500kHz	-6	-6		%
Oscillator Accuracy		f <sub>SW</sub> > 1500kHz	-10		+10	/0
Phase Shift Between Regulators				180		Degrees
RT Current		0 < V <sub>RT</sub> < 1.067V	31.30	32.00	32.58	μΑ
RT Voltage Range	V <sub>RT</sub>		0.130		1.067	V
Minimum Controllable On-Time				60		ns
Minimum Controllable Off-Time				60		ns
PWM Ramp Amplitude				V <sub>AVIN</sub> /4		V
PWM Ramp Valley				0.3		V
THERMAL SHUTDOWN						
Thermal Shutdown Temperature		Temperature rising		+160		°C
Thermal Shutdown Hysteresis				15		°C


**Note 3:** Specifications are 100% production tested at T<sub>A</sub> = +25°C and T<sub>A</sub> = +125°C. Maximum and minimum specifications over temperature are guaranteed by design.

Note 4: When operating with VAVIN = 2.5V, the maximum operating frequency should be derated to 3MHz.

4 \_\_\_\_\_\_ /VI/XI/N


### **Typical Operating Characteristics**

 $(V_{AVIN} = V_{DVDD1} = V_{DVDD2} = V_{PVIN1} = V_{PVIN2} = 5V, V_{OUT1} = 3.3V, V_{OUT2} = 1.5V, V_{PGND} = 0V, R_T = 16.5k\Omega$ .  $T_A = +25^{\circ}C$ , unless otherwise noted.)




### Typical Operating Characteristics (continued)


 $(V_{AVIN} = V_{DVDD1} = V_{DVDD2} = V_{PVIN1} = V_{PVIN2} = 5V, \ V_{OUT1} = 3.3V, \ V_{OUT2} = 1.5V, \ V_{PGND} = 0V, \ R_T = 16.5k\Omega. \ T_A = +25^{\circ}C, \ unless \ otherwise \ noted.)$ 




# NORMALIZED UNDERVOLTAGE LOCKOUT THRESHOLD vs. TEMPERATURE




### **COINCIDENT TRACKING SOFT-START**




## SWITCHING CURRENT vs. TEMPERATURE



### EN\_ THRESHOLD




#### COINCIDENT TRACKING SOFT-STOP




### Typical Operating Characteristics (continued)

 $(V_{AVIN} = V_{DVDD1} = V_{DVDD2} = V_{PVIN1} = V_{PVIN2} = 5V, V_{OUT1} = 3.3V, V_{OUT2} = 1.5V, V_{PGND} = 0V, R_T = 16.5k\Omega$ .  $T_A = +25^{\circ}C$ , unless otherwise noted.)


#### **CHANNEL 1 LOAD STEP RESPONSE**




### **CHANNEL 1 LOAD STEP RESPONSE**




### **CHANNEL 2 LOAD STEP RESPONSE**




### **CHANNEL 2 LOAD STEP RESPONSE**



#### 180° OUT-OF-PHASE OPERATION





#### CHANNEL 3 AND CHANNEL 4 OUTPUT-VOLTAGE DEVIATION vs. LOAD CURRENT




### Typical Operating Characteristics (continued)

 $(V_{AVIN} = V_{DVDD1} = V_{DVDD2} = V_{PVIN1} = V_{PVIN2} = 5V$ ,  $V_{OUT1} = 3.3V$ ,  $V_{OUT2} = 1.5V$ ,  $V_{PGND} = 0V$ ,  $V_{RT} = 16.5k\Omega$ .  $V_{RT} = 16.5k\Omega$ .  $V_{RT} = 16.5k\Omega$ .  $V_{RT} = 16.5k\Omega$ .  $V_{RT} = 16.5k\Omega$ .








### **Pin Description**

PIN	NAME	FUNCTION
1	SEL	Track/Sequence Select Input. Connect SEL to SGND to configure the device as a sequencer. Connect SEL to AVIN for tracking with output 1 as the master. Leave SEL unconnected for tracking with output 2 as the master. Use the output with the higher voltage as the master and the output with the lower voltage as the slave.
2, 7, 8	PGND1	Power Ground Connection for Regulator 1. Connect the negative terminals of the input and output filter capacitors to PGND1. Connect PGND1 externally to SGND at a single point, typically at the negative terminal of the input bypass capacitor.
3, 6	LX1	Inductor Connection for Regulator 1. LX1 is the drain connection of the internal high-side p-channel MOSFET and the drain connection of the internal synchronous n-channel MOSFET for regulator 1.
4, 5	PVIN1	Input Supply Voltage for Regulator 1. Connect PVIN1 to an external voltage source from 2.5V to 5.5V. Bypass PVIN1 to PGND1 with a 1µF (min) ceramic capacitor.
9 DVDD1		Switch Driver Supply for Regulator 1. Connect externally to PVIN1.
10	EN1	Enable Input for Regulator 1. When configured as a sequencer, EN1 must exceed 1.225V (typ) for the PWM controller to begin regulating output 1. When configured as a tracker, connect EN1 to the center tap of a resistive divider from the regulator 2 output.
11	FB1	Feedback Regulation Point for Regulator 1. Connect FB1 to the center tap of a resistive divider from the regulator 1 output to SGND to set the output voltage. The FB1 voltage regulates to 0.6V (typ).
12	COMP1	Error-Amplifier Output for Regulator 1. Connect COMP1 to the compensation feedback network.


## \_Pin Description (continued)

PIN	NAME	FUNCTION
13	В3	Transconductance Amplifier Open-Drain Output for LDO Controller 3. Connect B3 to the base of an external PNP transistor to regulate output 3.
14	FB3	Feedback Regulation Point for LDO Controller 3. Connect to the center tap of a resistive divider from the output 3 to SGND to set the output voltage. The FB3 voltage regulates to 0.6V (typ).
15	EN3	LDO Enable Input for LDO Controller 3. EN3 must exceed 1.225V (typ) for the LDO controller to begin regulating output 3.
16	DVDD2	Switch Driver Supply for Regulator 2. Connect externally to PVIN2.
17	PGND2	Power Ground Connection for Regulator 2. Connect the negative terminals of the input and output filter capacitors to PGND2. Connect PGND2 externally to SGND at a single point, typically at the negative terminal of the input bypass capacitor.
18	LX2	Inductor Connection for Regulator 2. LX2 is the drain connection of the internal high-side p-channel MOSFET and the drain connection of the internal synchronous n-channel MOSFET for Regulator 2.
19	PVIN2	Input Supply Voltage for Regulator 2. Connect to an external voltage source from 2.5V to 5.5V. Bypass PVIN2 to PGND2 with a 1µF (min) ceramic capacitor.
20	EN4	LDO Enable Input for LDO Controller 4. EN4 must exceed 1.225V (typ) for the LDO controller to begin regulating output 4.
21	FB4	Feedback Regulation Point for LDO Controller 4. Connect to the center tap of a resistive divider from output 4 to SGND to set the output voltage. The FB4 voltage regulates to 0.6V (typ).
22	B4	Transconductance Amplifier Open-Drain Output for LDO Controller 4. Connect B4 to the base of an external PNP transistor to regulate output 4.
23	COMP2	Error-Amplifier Output for Regulator 2. Connect COMP2 to the compensation feedback network.
24	FB2	Feedback Regulation Point for Regulator 2. Connect to the center tap of a resistive divider from the regulator 2 output to SGND to set the output voltage. The FB2 voltage regulates to 0.6V (typ).
25	EN2	Enable Input for Regulator 2. When configured as a sequencer, EN2 must exceed 1.225V (typ) for the PWM controller to begin regulating output 1. When configured as a tracker, connect EN2 to the center tap of a resistive divider from the regulator 1 output.
26	SGND	Signal Ground. Connect SGND to PGND_ at a single point, typically near the negative terminal of the input bypass capacitor.
27	AVIN	Input Voltage. Bypass AVIN to SGND with a 100nF (min) ceramic capacitor.
28	RT	Oscillator Timing Resistor Connection. Connect a $4.2k\Omega$ to $33k\Omega$ resistor from RT to SGND to program the switching frequency from 500kHz to 4MHz.
_	EP	Exposed Paddle. Connect EP to a large copper plane at SGND potential to improve thermal dissipation. Do not use as the main SGND connection.

## **Functional Diagrams**



### **Functional Diagrams (continued)**



### **Detailed Description**

The MAX15022 incorporates dual-output, PWM, stepdown, DC-DC regulators and dual LDO controllers with tracking and sequencing options. The device operates over the input-voltage range of 2.5V to 5.5V. Each PWM regulator provides an adjustable output down to 0.6V and delivers up to 4A (regulator 1) and 2A (regulator 2) of load current. The high switching frequency (up to 4MHz) and integrated power switches optimize the MAX15022 for high-performance and small-size power management solutions.

Each of the MAX15022 PWM regulator sections utilizes a voltage-mode control scheme for good noise immunity and offers external compensation allowing for maximum flexibility with a wide selection of inductor values and capacitor types. The device operates at a fixed switching frequency that is programmable from 500kHz to 4MHz with a single resistor. Operating the regulators with 180° out-of-phase clocking, and at frequencies up to 4MHz, significantly reduces the RMS input ripple current. The resulting peak input current reduction (and increase in the ripple frequency) significantly reduces the required amount of input bypass capacitance.

The MAX15022 provides coincident tracking, ratiometric tracking, or sequencing to allow tailoring of power-up/power-down sequence depending on the system requirements. When sequencing, it powers up glitch-free into a prebiased output. The MAX15022 features two LDO controllers for external PNP pass transistors to provide two additional outputs.

The MAX15022 includes internal undervoltage lockout with hysteresis, digital soft-start/soft-stop for glitch-free power-up and power-down. Protection features include lossless, cycle-by-cycle current limit, hiccup-mode output short-circuit protection, and thermal shutdown.

#### **Undervoltage Lockout (UVLO)**

The supply voltage (VAVIN) must exceed the default UVLO threshold before any operation starts. The UVLO circuitry keeps the MOSFET drivers, oscillator, and all the internal circuitry shut down to reduce current consumption. The UVLO rising threshold is 2.2V (typ) with a 120mV (typ) hysteresis.

### **Digital Soft-Start/Soft-Stop**

The MAX15022 soft-start feature allows the load voltage to ramp up in a controlled manner, eliminating output-voltage overshoot. Soft-start begins after VAVIN exceeds the undervoltage lockout threshold and the enable input is above 1.225V (typ). The soft-start circuitry ramps up the reference voltage, controlling the rate of rise of the output voltage, and reducing input

surge currents during startup. The soft-start duration is 4096 clock cycles. The output voltage is incremented through 64 equal steps. The output reaches regulation when soft-start is completed, regardless of the output capacitance and load.

For tracking applications, soft-stop commences when the enable input falls below 1.1V (typ). The soft-stop circuitry ramps down the reference voltage controlling the output-voltage rate of fall. The output voltage is decremented through 64 equal steps in 4096 clock cycles.

#### **Oscillator**

Use an external resistor at RT to program the MAX15022 switching frequency from 500kHz to 4MHz. Calculate the appropriate resistor value at RT for the desired output switching frequency (fsw):

$$R_T[k\Omega] = \frac{f_{SW}[kHz] \times 1.067[V]}{32[\mu A] \times 4[MHz]}$$

#### Tracking/Sequencing

The MAX15022 features coincident/ratiometric tracking and sequencing (see Figure 1). Connect SEL to ground to configure the device as a sequencer. Connect SEL to AVIN for tracking with output 1 as the master. Leave SEL unconnected for tracking with output 2 as the master. Assign the output with the higher voltage as the master.




Figure 1. Graphical Representation of Coincident Tracking, Ratiometric Tracking, and Sequencing

#### Coincident/Ratiometric Tracking

The enable inputs in conjunction with digital soft-start and soft-stop provide coincident/ratiometric tracking. Track an output voltage by connecting a resistive divider from the output being tracked to its enable input. For example, for V<sub>OUT2</sub> to coincidentally track V<sub>OUT1</sub>, connect the same resistive divider used for FB2, from V<sub>OUT1</sub> to EN2 to SGND (see Figure 2).

Track ratiometrically by connecting EN\_ to SGND. This synchonizes the soft-start and soft-stop of all the regulator references, and hence their respective output voltages will track ratiometrically (see Figure 2).

When the MAX15022 regulators are configured as voltage trackers, output short-circuit fault conditions at either master or slave output are handled carefully—neither the master nor slave output will remain energized

when the other output is shorted to ground. When the slave is shorted and enters into hiccup mode, the master will soft-stop. When the master is shorted and the part enters into hiccup mode, the slave will ratiometrically soft-stop. Coming out of hiccup mode, both outputs will soft-start coincidently or ratiometrically depending on their initial configuration. During the thermal shutdown or power-off when the input falls below its UVLO, the output voltages track down depending on the respective output capacitance and load.

See Figure 1 for a graphical representation of coincident/ratiometric tracking.

### Sequencing

When sequencing, the voltage at the enable inputs must exceed 1.225V (typ) for each PWM controller to start (see Figure 1c).




Figure 2. Ratiometric Tracking and Coincident Tracking Configurations

#### **Error Amplifier**

The output of the internal voltage-mode error amplifier (COMP\_) is provided for frequency compensation (see the *Compensation Design Guidelines* section). FB\_ is the inverting input of the error amplifier. The error amplifier has an 80dB open-loop gain and a 12MHz gain bandwidth (GBW) product.

# Output Short-Circuit Protection (Hiccup Mode)

The MAX15022 features lossless, high-side peak current limit and low-side, valley current limit. At short duty cycles, both limits are active. At high duty cycles, only the high-side peak current limit is active. Either limit causes the hiccup mode counter (NCL) to increment.

For duty cycles less than 50%, the low-side valley current limit is active. Once the high-side MOSFET turns off, the voltage across the low-side MOSFET is monitored. If this voltage does not exceed the current-limit threshold at the end of the cycle, the high-side MOSFET turns on normally at the start of the next cycle. If the voltage exceeds the current-limit threshold just before the beginning of a new PWM cycle, the controller skips that cycle. During severe overload or short-circuit conditions, the switching frequency of the device appears to decrease because the on-time of the low-side MOSFET extends beyond a clock cycle.

If the current-limit threshold is exceeded for more than four cumulative clock cycles ( $N_{CL}$ ), the device shuts down for 8192 clock cycles (hiccup timeout) and then restarts with a soft-start sequence. If three consecutive cycles pass without a current-limit event, the count of  $N_{CL}$  is cleared (see Figure 3). Hiccup mode protects the device against a continuous output short circuit.

The internal current limit is constant from 5.5V down to 3V and decreases linearly by 50% from 3V to 2V. See the *Electrical Characteristics* table.

#### Thermal-Overload Protection

The MAX15022 features an integrated thermal-overload protection with temperature hysteresis. Thermal-overload protection limits the die temperature of the device and protects it in the event of an extended thermal fault condition. When the die temperature exceeds +160°C, an internal thermal sensor shuts down the device, turning off the internal power MOSFETs and allowing the die to cool. After the die temperature falls by +15°C (typ), the device restarts with a soft-start sequence.

# Startup into a Prebiased Output (Sequencing Mode)

In sequencing mode, the regulators start with minimal glitch into a prebiased output and soft-stop is disabled.




Figure 3. Hiccup-Mode Block Diagram

During soft-start, both switches are kept off until the PWM comparator commands its first PWM pulse. Until then, the converters do not sink current from the outputs. The first PWM pulse occurs when the ramping reference voltage increases above the FB\_ voltage.

#### **LDO Controllers**

The MAX15022 provides two additional LDO controllers to drive external PNP pass transistors. Connect the emitter of each PNP pass transistor to either the input supply or one of the controller 1 or 2 outputs. Each LDO controller features an independent enable input and digital soft-start. Connect FB3 and FB4 to the center tap of a resistive divider from the output of the desired LDO controller to SGND to set the output voltage.

## **PWM Controllers Design Procedure**

### **Setting the Switching Frequency**

Connect a 4.2k $\Omega$  to 33k $\Omega$  resistor from RT to SGND to program the switching frequency (fsw) from 500kHz to 4MHz. Calculate the required resistor value RT to set the switching frequency with the following equation:

$$R_T[k\Omega] = \frac{f_{SW}[kHz] \times 1.067[V]}{32[\mu A] \times 4[MHz]}$$

Higher frequencies allow designs with lower inductor values and less output capacitance. At higher switching frequencies core losses, gate-charge currents, and switching losses increase. When operating from VAVIN < 3V, the fsw frequency should be derated to 3MHz (maximum).

### **Effective Input-Voltage Range**

Although the MAX15022's regulators can operate from input supplies ranging from 2.5V to 5.5V, the input-voltage range can be effectively limited by the MAX15022's duty-cycle limitations for a given output voltage (V<sub>OUT</sub>). The maximum input voltage (V<sub>PVIN\_MAX</sub>) can be effectively limited by the controllable minimum on-time (t<sub>ON(MIN)</sub>):

$$V_{PVIN\_MAX}[V] \le \frac{V_{OUT\_}[V]}{t_{ON(MIN)}[\mu s] \times f_{SW}[MHz]}$$

where ton(MIN) is 0.06µs (typ).

The minimum input voltage (VPVIN\_MIN) can be effectively limited by the maximum controllable duty cycle and is calculated using the following equation:

$$V_{PVIN\_MIN}[V] \ge \frac{V_{OUT\_}[V]}{1 - (t_{OFF(MIN)}[\mu s] \times f_{SW}[MHz])}$$

where  $V_{OUT}$  is the regulator output voltage and  $t_{OFF(MIN)}$  is the 0.06µs (typ) controllable off-time.

#### **Inductor Selection**

Three key inductor parameters must be specified for operation with the MAX15022: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-to-peak inductor current  $(\Delta IP-P)$ . Higher  $\Delta IP-P$  allows for a lower inductor value. A lower inductance minimizes size and cost and improves large-signal and transient response. However, efficiency is reduced due to higher peak currents and higher peak-to-peak output-voltage ripple for the same output capacitor. A higher inductance increases efficiency by reducing the ripple current; however, resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels especially when the inductance is increased without also allowing for larger inductor dimensions. Choose the inductor's peak-to-peak current, ΔIP-P, in the range of 20% to 50% of the full load current; as a rule of thumb 30% is typical.

Calculate the inductance, L, using the following equation:

$$L[\mu H] = \frac{V_{OUT\_}[V] \times (V_{PVIN\_}[V] - V_{OUT\_}[V])}{V_{PVIN} [V] \times f_{SW}[MHz] \times \Delta I_{P-P}[A]}$$

where V<sub>PVIN</sub> is the input supply voltage, V<sub>OUT</sub> is the regulator output voltage, and fsw is the switching frequency. Use typical values for V<sub>PVIN</sub> and V<sub>OUT</sub> so that efficiency is optimum for typical conditions. The switching frequency (fsw) is programmable between 500kHz and 4MHz (see the *Oscillator* section).

The peak-to-peak inductor current ( $\Delta$ IP-P), which reflects the peak-to-peak output ripple, is largest at the maximum input voltage. See the *Output-Capacitor Selection* section to verify that the worst-case output current ripple is acceptable.

Select an inductor with a saturation current, I<sub>SAT</sub>, higher than the maximum peak current to avoid runaway current during continuous output short-circuit conditions. Also, confirm that the inductor's thermal performances and projected temperature rise above ambient does not exceed its thermal capacity. Many inductor manufacturers provide bias/load current versus temperature rise performance curves (or similar) to obtain this information.

### **Input-Capacitor Selection**

The discontinuous input current of the buck converter causes large input ripple currents and therefore the input capacitor must be carefully chosen to withstand the input ripple current and keep the input-voltage ripple within design requirements.

The input-voltage ripple is comprised of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the ESR of the input capacitor). The total voltage ripple is the sum of  $\Delta V_Q$  and  $\Delta V_{ESR}$  which peaks at the end of the on-cycle. Calculate the required input capacitance and ESR for a specified ripple using the following equations:

$$\begin{split} \text{ESR[m}\Omega] &= \frac{\Delta V_{\text{ESR}}[\text{mV}]}{\left(I_{\text{LOAD}(\text{MAX})} + \frac{\Delta I_{P-P}}{2}\right)\!\![A]} \\ &= \frac{I_{\text{LOAD}(\text{MAX})}[A] \times \left(\frac{V_{\text{OUT}}[V]}{V_{\text{PVIN}}[V]}\right)}{\Delta V_{\text{Q}}[V] \times f_{\text{SW}}[\text{MHz}]} \\ \Delta I_{P-P}[A] &= \frac{\left(V_{\text{PVIN}} - V_{\text{OUT}}\right)\!\![V] \times V_{\text{OUT}}[V]}{V_{\text{PVIN}}[V] \times f_{\text{SW}}[\text{MHz}] \times L[\mu H]} \end{split}$$

ILOAD(MAX) is the maximum output current,  $\Delta$ IP-P is the peak-to-peak inductor current, and VPVIN\_ is the input supply voltage, VOUT\_ is the regulator output voltage, and fSW is the switching frequency.

Use the following equation to calculate the input ripple when only one regulator is enabled:

$$I_{CIN(RMS)}[A] = I_{LOAD(MAX)}[A] \times \frac{\sqrt{V_{OUT}[V] \times (V_{PVIN} - V_{OUT})[V]}}{V_{OUN}[V]}$$

The MAX15022 includes UVLO hysteresis to avoid possible unintentional chattering during turn-on. Use additional bulk capacitance if the input source impedance is high. If using a lower input voltage, additional input capacitance helps to avoid possible undershoot below the undervoltage lockout threshold during transient loading.

### **Output-Capacitor Selection**

The allowed output-voltage ripple and the maximum deviation of the output voltage during load steps determine the required output capacitance and its ESR. The output ripple is mainly composed of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the voltage drop across the equivalent series resistance of the output capacitor). The equations for calculating the output capacitance and its ESR are:

$$\begin{split} C_{OUT}[\mu F] = & \frac{\Delta I_{P-P}[A]}{8 \times \Delta V_{Q}[V] \times f_{SW}[MHz]} \\ ESR[m\Omega] = & \frac{2 \times \Delta V_{ESR}[mV]}{\Delta I_{P-P}[A]} \end{split}$$

where  $\Delta I_{P-P}$  is the peak-to-peak inductor current, and fsw is the switching frequency.

 $\Delta V_{ESR}$  and  $\Delta V_{Q}$  are not directly additive since they are out of phase from each other. If using ceramic capacitors, which generally have low ESR,  $\Delta V_{Q}$  dominates. If using electrolytic capacitors,  $\Delta V_{ESR}$  dominates.

The allowable deviation of the output voltage during fast load transients also affects the output capacitance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with an increased duty cycle. The response time (tresponse) depends on the gain bandwidth of the controller (see the Compensation-Design Guidelines section). The resistive drop across the output capacitor's ESR  $(\Delta VESR)$ , the drop across the capacitor's ESL  $(\Delta VESL)$ , and the capacitor discharge ( $\Delta V_Q$ ) causes a voltage droop during the load-step (ISTEP). Use a combination of low-ESR tantalum/aluminum electrolyte and ceramic capacitors for better load transient and voltage ripple performance. Non-leaded capacitors and capacitors in parallel help reduce the ESL. Keep the maximum output-voltage deviation below the tolerable limits of the electronics being powered.

Use the following equations to calculate the required output capacitance, ESR, and ESL for minimal output deviation during a load step:

$$\begin{split} \text{ESR[m}\Omega] = & \frac{\Delta V_{\text{ESR}}[\text{mV}]}{I_{\text{STEP}}[A]} \\ \text{C}_{\text{OUT}}[\mu\text{F}] = & \frac{I_{\text{STEP}}[A] \times I_{\text{RESPONSE}}[\mu\text{S}]}{\Delta V_{\text{Q}}[V]} \\ \text{ESL[nH]} = & \frac{\Delta V_{\text{ESL}}[\text{mV}] \times I_{\text{STEP}}[\mu\text{S}]}{I_{\text{STEP}}[A]} \end{split}$$

where ISTEP is the load step, tSTEP is the rise time of the load step, and tRESPONSE is the response time of the controller.

#### **Compensation Design Guidelines**

The MAX15022 uses a fixed-frequency, voltage-mode control scheme that regulates the output voltage by comparing the output voltage against a fixed reference. The subsequent "error" voltage that appears at the error-amplifier output (COMP\_) is compared against an internal ramp voltage to generate the required duty cycle of the PWM. A second order lowpass LC filter removes the switching harmonics and passes the DC component of the PWM signal to the output. The LC filter has an attenuation slope of -40dB/decade and introduces 180° of phase shift at frequencies above the LC resonant frequency. This phase shift in addition to the inherent 180° of phase shift of the regulator's negative feedback system turns the feedback into unstable positive feedback. The error amplifier and its associated circuitry must be designed to achieve a stable closedloop system.

The basic controller loop consists of a power modulator (comprised of the regulator's PWM, associated circuitry, and LC filter), an output feedback divider, and an error amplifier. The power modulator has a DC gain set by VAVIN/VRAMP where the ramp voltage (VRAMP) is a function of the VAVIN and results in a fixed DC gain of 4V/V. providing effective feed-forward compensation of inputvoltage supply DC variations. The feed-forward compensation eliminates the dependency of the power modulator's gain on the input voltage such that the feedback compensation of the error amplifier requires no modifications for nominal input-voltage changes. The output filter is effectively modeled as a double-pole and a single zero set by the output inductance (L), the DC resistance of the inductor (DCR), the output capacitance (Cout), and its equivalent series resistance (ESR).

Below are equations that define the power modulator:

$$\begin{aligned} \text{Gain}_{\text{MOD(DC)}} = & \frac{V_{\text{AVIN}}}{V_{\text{RAMP}}} = \frac{V_{\text{AVIN}}}{\frac{V_{\text{AVIN}}}{4}} = 4\text{V/V} \\ f_{\text{LC}} = & \frac{1}{2\pi \times \sqrt{\text{L} \times \text{C}_{\text{OUT}} \times \left(\frac{\text{R}_{\text{OUT}} + \text{ESR}}{\text{R}_{\text{OUT}} + \text{DCR}}\right)}} \approx \frac{1}{2\pi \times \sqrt{\text{L} \times \text{C}_{\text{OUT}}}} \\ f_{\text{ESR}} = & \frac{1}{2\pi \times \text{ESR} \times \text{C}_{\text{OUT}}} \end{aligned}$$

ROUT is the load resistance of the regulator, f<sub>LC</sub> is the resonant break frequency of the filter, and f<sub>ESR</sub> is the ESR zero of the output capacitor. See the *Closed-Loop Response and Compensation of Voltage-Mode Regulators* for more information on f<sub>LC</sub> and f<sub>ESR</sub>.

The switching frequency (fsw) is programmable between 500kHz and 4MHz. Typically, the crossover frequency (fco)—the frequency at which the system's closed-loop gain is equal to unity (crosses 0dB)—should be set at or below one-tenth the switching frequency (fsw/10) for stable closed-loop response.

The MAX15022 provides an internal voltage-mode error amplifier with its inverting input and its output available to the user for external frequency compensation. The flexibility of external compensation for each controller offers a wide selection of output filtering components, especially the output capacitor. For cost-sensitive applications,

use aluminum electrolytic capacitors while for spacesensitive applications, use low-ESR tantalum or multilayer ceramic chip (MLCC) capacitors at the output. The higher switching frequencies of the MAX15022 allow the use of MLCC as the primary filter capacitor(s).

First, select the passive and active power components that meet the application output ripple, component size, and component cost requirements. Second, choose the small-signal compensation components to achieve the desired closed-loop frequency response and phase margin as outlined below.

# Closed-Loop Response and Compensation of Voltage-Mode Regulators

The power modulator's LC lowpass filter exhibits a variety of responses, dependent on the value of the L and C and their parasitics. Higher resistive parasitics reduce the Q of the circuit, reducing the peak gain and phase of the system; however, efficiency is also reduced under these circumstances.

One such response is shown in Figure 4a. In this example, the ESR zero occurs relatively close to the filter's resonant break frequency,  $f_{LC}$ . As a result, the power modulator's uncompensated crossover is approximately one third the desired crossover frequency,  $f_{CO}$ . Note also, the uncompensated rolloff through the 0dB plane follows a single-pole, -20dB/decade slope and 90° of phase lag. In this instance, the inherent phase margin ensures a stable system; however, the gain-bandwidth product is not optimized.




Figure 4a. Power Modulator Gain and Phase Response with Lossy Bulk Output Capacitor(s) (Aluminum)




Figure 4b. Power Modulator and Type II Compensator Gain and Phase Response with Lossy Bulk Output Capacitor(s) (Aluminum)

As seen in Figure 4b, a Type II compensator provides for stable closed-loop operation, leveraging the +20dB/decade slope of the capacitor's ESR zero, while extending the closed-loop gain bandwidth of the regulator. The zero crossover now occurs at approximately three times the uncompensated crossover frequency, f<sub>CO</sub>.

The Type II compensator's midfrequency gain (approximately 12dB shown here) is designed to compensate for the power modulator's attenuation at the desired crossover frequency, fCO (GainE/A + GainMOD = 0dB at fCO). In this example, the power modulator's inherent -20dB/decade rolloff above the ESR zero (fZERO, ESR) is leveraged to extend the active regulation gain bandwidth of the voltage regulator. As shown in Figure 4b, the net result is a three times increase in the regulator's gain bandwidth while providing greater than 75° of phase margin (the difference between GainE/A and GainMOD respective phases at crossover, fCO).

Other filter schemes pose their own problems. For instance, when choosing high-quality filter capacitor(s), e.g. MLCCs, the inherent ESR zero may occur at a much higher frequency, as shown in Figure 4c.

As with the previous example, the actual gain and phase response is overlaid on the power modulator's asymptotic gain response. One readily observes the more dramatic gain and phase transition at or near the power modulator's resonant frequency, flc, versus the

40 90 0 PHASE (DEGREES) MAGNITUDE (dB) -20 < G<sub>MOD</sub> -40 G<sub>MOD</sub> -135 -60 -80 -180 10 100 100k 10M FREQUENCY (Hz)

Figure 4c. Power Modulator Gain and Phase Response with Low-Parasitic Capacitor(s) (MLCCs)

gentler response of the previous example. This is due to the filter components' lower parasitic (DCR and ESR) and corresponding higher frequency of the inherent ESR zero. In this example, the desired crossover frequency occurs below the ESR zero frequency.

In this example, a compensator with an inherent midfrequency double-zero response is required to mitigate the effects of the filter's double-pole phase lag. This is available with the Type III topology.

As demonstrated in Figure 4d, the Type III's midfrequency double-zero gain (exhibiting a +20dB/decade slope, noting the compensator's pole at the origin) is designed to compensate for the power modulator's double-pole -40dB/decade attenuation at the desired crossover frequency, f<sub>CO</sub> (again, Gain<sub>E/A</sub> + Gain<sub>MOD</sub> = 0dB at f<sub>CO</sub>) (see Figure 4d).

In the above example, the power modulator's inherent (midfrequency) -40dB/decade rolloff is mitigated by the midfrequency double zero's +20dB/decade gain to extend the active regulation gain bandwidth of the voltage regulator. As shown in Figure 4d, the net result is an approximate doubling in the controller's gain bandwidth while providing greater than 55° of phase margin (the difference between GainE/A and GainMOD respective phases at crossover, fCO).

Design procedures for both Type II and Type III compensators are shown below.




Figure 4d. Power Modulator and Type III Compensator Gain and Phase Response with Low Parasitic Capacitors (MLCCs)

### Type II: Compensation when fco > fzero, ESR

When the f<sub>CO</sub> is greater than f<sub>ESR</sub>, a Type II compensation network provides the necessary closed-loop compensated response. The Type II compensation network provides a midband compensating zero and a high-frequency pole (see Figures 5a and 5b).

RFCF provides the midband zero fMID,ZERO, and RFCCF provides the high-frequency pole, fHIGH,POLE. Use the following procedure to calculate the compensation network components.

Calculate the fest and LC double pole, fLC:

$$f_{ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$
$$f_{LC} \approx \frac{1}{2\pi \times \sqrt{L \times C_{OUT}}}$$

where C<sub>OUT</sub> is the regulator output capacitor and ESR is the series resistance of C<sub>OUT</sub>. See the *Output-Capacitor Selection* section for more information on calculating C<sub>OUT</sub> and ESR.

Set the compensator's leading zero, fz<sub>1</sub>, at or below the filter's resonant double-pole frequency from:

Set the compensator's high-frequency pole, fp1, at or below one-half the switching frequency, fsw:

$$f_{P1} \le \frac{f_{SW}}{2}$$

To maximize the compensator's phase lead, set the desired crossover frequency,  $f_{CO}$ , equal to the geometric mean of the compensator's leading zero,  $f_{Z1}$ , and high-frequency pole,  $f_{P1}$ , as follows:

$$f_{CO} = \sqrt{f_{Z1} \times f_{P1}}$$

Select the feedback resistor, RF, in the range of  $3.3k\Omega$  to  $30k\Omega$ .

Calculate the gain of the modulator (Gain<sub>MOD</sub>)—comprised of the regulator's PWM, LC filter, feedback divider, and associated circuitry—at the desired crossover frequency, f<sub>CO</sub>, using the following equation:

$$Gain_{MOD} = 4(V/V) \times \frac{ESR \ [m\Omega]}{\left(2\pi \times f_{CO}[kHz] \times L[\mu H]\right)} \times \frac{V_{FB}[V]}{V_{OUT}[V]}$$

where  $V_{FB}$  is the 0.6V (typ) FB\_ input-voltage set-point, L is the value of the regulator inductor, ESR is the




Figure 5a. Type II Compensation Network




Figure 5b. Type II Compensation Network Response

series resistance of the output capacitor, and  $\mbox{\sc V}_{\mbox{\scriptsize OUT}\_}$  is the desired output voltage.

The gain of the error amplifier (GainE/A) in the midband frequencies is:

$$Gain_{E/A} = \frac{R_F [k\Omega]}{R_1 [k\Omega]}$$

The total loop gain is the product of the modulator gain and the error amplifier gain at f<sub>CO</sub> and should be set equal to 1 as follows:

$$Gain_{MOD} \times Gain_{E/A} = 1$$

So:

$$20 \times log_{10} \left[ \frac{R_F}{R_1} \right] + 20 \times log_{10} \left[ \frac{4 \times ESR \times V_{FB}}{2\pi \times f_{CO} \times L \times V_{OUT_{-}}} \right] = 0 dB$$

$$\frac{R_F}{R_1} \times \frac{4 \times ESR \times V_{FB}}{2\pi \times f_{CO} \times L \times V_{OUT_{-}}} = 1$$

Solving for R<sub>1</sub>:

$$R_{1} [k\Omega] = \frac{R_{F}[k\Omega] \times 4 \times ESR[m\Omega] \times V_{FB}[V]}{2\pi \times f_{CO}[kHz] \times L[\mu H] \times V_{OUT}[V]}$$

where  $V_{FB}$  is the 0.6V (typ) FB\_ input-voltage set-point, L is the value of the regulator inductor, ESR is the series resistance of the output capacitor, and  $V_{OUT}$  is the desired output voltage.

 CF is determined from the compensator's leading zero, fz<sub>1</sub>, and RF as follows:

$$C_{F}[\mu F] = \frac{1}{2\pi \times R_{F}[k\Omega] \times f_{Z1}[kHz]}$$

 CCF is determined from the compensator's high-frequency pole, fp<sub>1</sub>, and RF as follows:

$$C_{CF}[\mu F] = \frac{1}{2\pi \times R_F[k\Omega] \times f_{P1}[kHz]}$$

3) Calculate R<sub>2</sub> using the following equation:

$$\mathsf{R}_{2}[\mathsf{k}\Omega] \!=\! \mathsf{R}_{1}[\mathsf{k}\Omega] \!\times\! \frac{\mathsf{V}_{FB}\left[\mathsf{V}\right]}{\mathsf{V}_{OUT}[\mathsf{V}] \!-\! \mathsf{V}_{FB}[\mathsf{V}]}$$

where  $V_{FB} = 0.6V$  (typ) and  $V_{OUT}$  is the output voltage of the regulator.

#### Type III: Compensation when fco < fesr

As indicated above, the position of the output capacitor's inherent ESR zero is critical in designing an appropriate compensation network. When low-ESR ceramic output capacitors (MLCCs) are used, the ESR zero frequency (fESR) is usually much higher than the desired crossover frequency (fCO). In this case, a Type III compensation network is recommended (see Figure 6a).

As shown in Figure 6b, the Type III compensation network introduces two zeros and three poles into the control loop. The error amplifier has a low-frequency pole at the origin, two zeros, and two higher frequency poles at the following frequencies:

$$f_{Z1} = \frac{1}{2\pi \times R_F \times C_F}$$
$$f_{Z2} = \frac{1}{2\pi \times C_I \times (R_1 + R_I)}$$

Two midband zeros ( $f_{Z1}$  and  $f_{Z2}$ ) are designed to compensate for the pair of complex poles introduced by the LC filter.




Figure 6a. Type III Compensation Network




Figure 6b. Type III Compensation Network Response

f<sub>P1</sub> introduces a pole at zero frequency (integrator) for nulling DC output-voltage errors.

Depending on the location of the ESR zero (fesh), fp2 can be used to cancel it, or to provide additional attenuation of the high-frequency output ripple.

$$f_{P2} = \frac{1}{2\pi \times R_I \times C_I}$$

fp3 attenuates the high-frequency output ripple.

$$f_{P3} = \frac{1}{2\pi \times R_F \times \left(C_F \middle\| C_{CF}\right)} = \frac{1}{2\pi \times R_F \times \frac{C_F \times C_{CF}}{C_F + C_{CF}}}$$

Since CCF << CF then:

$$f_{P3} = \frac{1}{2\pi \times R_F \times C_{CF}}$$

20 ///XI/M

The locations of the zeros and poles should be such that the phase margin peaks around f<sub>CO</sub>.

Set the ratios of f<sub>CO</sub>-to-f<sub>Z</sub> and f<sub>P</sub>-to-f<sub>CO</sub> equal to one another, e.g.,  $\frac{f_{CO}}{f_{Z}} = \frac{f_{P}}{f_{CO}} = 5$  is a good number to get approximately

60° of phase margin at f<sub>CO</sub>. Whichever technique, it is important to place the two zeros at or below the double pole to avoid the conditional stability issue.

The following procedure is recommended:

1) Select a crossover frequency, fco, at or below onetenth the switching frequency (fsw):

$$f_{CO}[kHz] \le \frac{f_{SW}[kHz]}{10}$$

2) Calculate the LC double-pole frequency, fLC:

$$f_{LC}[\text{MHz}] \approx \frac{1}{2\pi \times \sqrt{L[\mu\text{H}] \times C_{OUT}[\mu\text{F}]}}$$

where Cout is the output capacitor of the regulator.

- 3) Select the feedback resistor, R<sub>F</sub>, in the range of  $3.3k\Omega$  to  $30k\Omega$ .
- 4) Place the compensator's first zero  $f_{Z1} = \frac{1}{2\pi \times R_F \times C_F}$  at or below the output filter's double-pole, fLC, as follows:

$$C_{F}[\mu F] = \frac{1}{2\pi \times R_{F}[k\Omega] \times 0.5 \times f_{LC}[kHz]}$$

5) The gain of the modulator (GainMOD)—comprised of the regulator's PWM, LC filter, feedback divider, and associated circuitry—at the crossover frequency is:

$$Gain_{MOD} = 4 \times \frac{1}{(2\pi \times f_{CO}[MHz])^2 \times L[\mu H] \times C_{OUT}[\mu F]}$$

The gain of the error amplifier (GainE/A) in midband frequencies is:

$$Gain_{F/A} = 2\pi \times f_{CO}[kHz] \times C_I[\mu F] \times R_F[k\Omega]$$

The total loop gain is the product of the modulator gain and the error amplifier gain at  $f_{\rm CO}$  should be equal to 1, as follows:

$$GainMod \times GainE/A = 1$$

So:

$$4 \times \frac{1}{(2\pi \times f_{CO}[kHz])^2 \times C_{OUT}[\mu F] \times L[\mu H]} \times 2\pi \times f_{CO}[kHz] \times C_{I}[pF] \times R_{E}[k\Omega] = 1$$

Solving for CI:

$$C_{I}[pF] = \frac{\left(2\pi \times f_{CO}[kHz] \times L[\mu H] \times C_{OUT}[\mu F]\right)}{4 \times R_{F}[k\Omega]}$$

6) For those situations where f<sub>LC</sub> < f<sub>CO</sub> < f<sub>ESR</sub> < f<sub>SW</sub>/2, as with low-ESR tantalum capacitors, the compensator's second pole (f<sub>P2</sub>) should be used to cancel f<sub>ESR</sub>. This provides additional phase margin. On the system Bode plot, the loop gain maintains its +20dB/decade slope up to 1/2 of the switching frequency verses flattening out soon after the 0dB crossover. Then set:

$$fP2 = fFSR$$

If a ceramic capacitor is used, then the capacitor ESR zero, f<sub>ESR</sub>, is likely to be located even above 1/2 of the switching frequency, that is  $f_{LC} < f_{CO} < f_{SW}/2 < f_{ESR}$ . In this case, the frequency of the second pole (f<sub>P2</sub>) should be placed high enough not to significantly erode the phase margin at the crossover frequency. For example, f<sub>P2</sub> can be set at 5 x f<sub>CO</sub>, so that its contribution to phase loss at the crossover frequency f<sub>CO</sub> is only about 11°:

$$f_{P2} = 5 \times f_{CO}$$

Once fp2 is known, calculate RI:

$$R_{I}[k\Omega] = \frac{1}{2\pi \times f_{P2}[kHz] \times C_{I}[\mu F]}$$

7) Place the second zero (f<sub>Z2</sub>) at 0.2 x f<sub>CO</sub> or at f<sub>LC</sub>, whichever is lower, and calculate R<sub>1</sub> using the following equation:

$$\mathsf{R}_1[\mathsf{k}\Omega] = \frac{1}{2\pi \times \mathsf{f}_{Z2}[\mathsf{kHz}] \times \mathsf{C}_I[\mu\mathsf{F}]}$$

Place the third pole (fp3) at 1/2 the switching frequency and calculate C<sub>CF</sub> from:

$$C_{CF}[nF] = \frac{1}{(2\pi \times 0.5 \times f_{SW}[MHz] \times R_{F}[k\Omega])}$$

9) Calculate R2 as:

$$\mathsf{R}_2[\mathsf{k}\Omega] \!=\! \mathsf{R}_1[\mathsf{k}\Omega] \!\times\! \frac{\mathsf{V}_{FB}[\mathsf{V}]}{\mathsf{V}_{OUT_-}[\mathsf{V}] \!-\! \mathsf{V}_{FB}[\mathsf{V}]}$$

where  $V_{FB} = 0.6V$  (typ).

### LDO Controllers Design Procedure

#### **PNP Pass Transistors Selection**

The pass transistors must meet specifications for current gain ( $\beta$ ), input capacitance, collector-emitter saturation voltage, and power dissipation. The transistor's current gain limits the guaranteed maximum output current to:

$$I_{OUT3/4}[A] = \left(I_{B3/4(MIN)}[A] - \frac{V_{BE}[V]}{R_{PULL}[\Omega]}\right) \times \beta$$

where I<sub>B3/4(MIN)</sub> is the minimum base-drive current and R<sub>PULL</sub> is the pullup resistor connected between the transistor's base and emitter.

In addition, to avoid premature dropout, VCE-SAT must be less than or equal to (VPVIN\_(MIN) - VOUT3/4). Furthermore, the transistor's current gain increases the linear regulator's DC loop gain (see the *Stability Requirements* section), so excessive gain destabilizes the output. Therefore, transistors with high current gain at the maximum output current, such as Darlington transistors, are not recommended. The transistor's input capacitance and input resistance also create a second pole, which could be low enough to destabilize the LDO when the output is heavily loaded.

The transistor's saturation voltage at the maximum output current determines the minimum input-to-output voltage differential that the linear regulator supports. Alternately, the package's power dissipation could limit the useable maximum input-to-output voltage differential.

The maximum power-dissipation capability of the transistor's package and mounting must support the actual power dissipation in the device without exceeding the maximum junction temperature. The power dissipated equals the maximum load current multiplied by the maximum input-to-output voltage differential.

#### **Output 3 and Output 4 Voltage Selection**

The MAX15022 positive linear-regulator output voltage is set with a resistive divider from the desired output (Vout3/4) to FB3/4 to SGND (see Figures 7 and 8). First, select the R<sub>2FB3/4</sub> resistance value (below  $30k\Omega$ ). Then, solve for R<sub>1FB3/4</sub>:

$$R_{1FB3/4}[k\Omega] = R_{2FB3/4}[k\Omega] \left( \frac{V_{OUT3/4}[V]}{V_{FB3/4}[V]} - 1 \right)$$

where  $V_{OUT3/4}$  can support output voltages as low as 0.6V and  $V_{FB3/4}$  is 0.6V (typ).

### **Stability Requirements**

The MAX15022's B3 and B4 outputs are designed to drive bipolar PNP transistors. These PNP transistors form linear regulators with positive outputs. An internal transconductance amplifier drives the external pass transistors. The transconductance amplifier, pass transistor's specifications, the base-emitter resistor, and the output capacitor determine the loop stability.

The total DC loop gain (Av) is the product of the gains of the internal transconductance amplifier, the gain from base to collector of the pass transistor, and the attenuation of the feedback divider. The transconductance amplifier regulates the output voltage by controlling the pass transistor's base current. Its DC gain is approximately:

$$g_{C_-} \times \left(\frac{R_{IN} \times R_{P1/2}}{R_{IN} + R_{P1/2}}\right)$$

where gc\_ is the transconductance of the internal amplifier and is typically 1.2mA/mV,  $R_{P1/2}$  is the resistor across the base and the emitter of the pass transistor in  $k\Omega$ , and  $R_{IN}$  is the input resistance of the pass transistor, and can be calculated by:

$$R_{IN}[k\Omega] = \beta \times \left(\frac{26[mV]}{I_{OUT3/4}[\mu A]}\right)$$

The DC gain for the pass transistor (Ap), including the feedback divider, is approximately:

$$\begin{split} A_{P} = g_{m-PNP} \times & \left[ \frac{R_{OUT3/4} \times (R_{1FB3/4} + R_{2FB3/4})}{R_{OUT3/4} + R_{1FB3/4} + R_{2FB3/4}} \right] \\ \times & \frac{R_{2FB3/4}}{R_{1FB3/4} + R_{2FB3/4}} \end{split}$$

where 
$$g_{m-PNP} = \frac{I_{OUT3/4} [mA]}{26 [mV]}$$
.

The total DC loop gain for output 3 and output 4 is:

$$A_{V} = g_{C_{-}} \times \left(\frac{R_{IN} \times R_{P1/2}}{R_{IN} + R_{P1/2}}\right) \times A_{P}$$

The output capacitance (C<sub>OUT</sub>) and the load resistance (R<sub>OUT</sub>) create a dominant pole (f<sub>POLE1</sub>) at:

$$\begin{split} f_{POLE1}[kHz] &= \frac{1}{2\pi \times C_{OUT3/4}[\mu F] \times R_{OUT3/4}[k\Omega]} \\ &= \frac{I_{OUT3/4(MAX)}[mA]}{2\pi \times C_{OUT3/4}[\mu F] \times V_{OUT3/4}[V]} \end{split}$$

The input capacitance to the base of the pass transistor ( $C_{QIN}$ ), any external base-to-emitter capacitance ( $C_{BE}$ , see the *Base-Drive Noise Reduction* section), the transistor's input resistance ( $R_{IN}$ ), and the base-to-emitter pullup resistor ( $R_{P}$ ) set a second pole:

$$f_{POLE2}[kHz] = \frac{1}{2\pi (C_{BE} + C_{QIN})[\mu F] \times R_{TOTAL}[k\Omega]}$$

where  $R_{TOTAL} = R_{IN} || R_{P1/2}$ .

To maintain the stability, at a minimum the following condition must be satisfied:

i.e., the second pole must occur above the unity-gain crossover. At heavy output load, we can simplify as follows:

$$\begin{split} R_{OUT3/4} &<< R_{1FB3/4} + R_{2FB3/4} \\ C_{BE} &<< C_{QIN} \approx g_{m-PNP} \times \tau_F \\ R_{P1/2} &>> R_{IN} \approx \frac{\beta}{g_{m-PNP}} \end{split}$$

And hence, the output capacitance (COUT3/4) must satisfy the following equation:

$$C_{OUT3/4} > \alpha \times g_{C_{-}} \times \tau_F \times \beta^2$$

where:

$$\alpha = \frac{R_{2FB3/4}}{R_{1FB3/4} + R_{2FB3/4}}$$

ß is the current gain of the PNP transistor, gC\_ is the transconductance of the internal amplifier (1.2mA/mV typical), and  $\tau_F$  is the forward transit time of the PNP transistor. For example, using a PNP transistor with a ß of 120,  $\tau_F$  of 400ps, gC\_ = 1.2mA/mV, and  $\alpha$  = 0.5 for a 1.2V output voltage, COUT must be at least 3.9 $\mu$ F.

If the second pole occurs well after unity-gain crossover, the linear regulator remains stable. If not, then increase the output capacitance,  $C_{OUT3/4}$ , such that:

$$f_{POLE2} > 2 \times f_{COUT}$$

If the output capacitor is a high-ESR capacitor, then cancel the ESR zero with a pole at FB3/4. This is accomplished by adding a capacitor (CFB3/4) from FB3/4 to ground, such that:

$$C_{FB3/4}[\mu F] = \frac{1}{2\pi \times (R_{1FB3/4} \| R_{2FB3/4})[k\Omega] \times f_{ESB}[kHz]}$$

For a sufficiently low output capacitance, choose a fast PNP transistor without an excessively high  $\beta$ . Note, selecting a transistor with a  $\beta$  that is too low can adversely impact load regulation.

### **Output 3 and Output 4 Capacitors**

Connect C<sub>OUT</sub> (as determined above) between the linear regulator's output and ground, as close as possible to the MAX15022 and the external pass transistors. Depending on the selected pass transistor, larger capacitor values may be required for stability (see the *Stability Requirement* section).

Once the minimum capacitor value for stability is determined, verify that the linear regulator's output does not contain excessive noise. Although adequate for stability, small capacitor values can provide too much bandwidth, making the linear regulator sensitive to noise. Larger capacitor values reduce the bandwidth, thereby reducing the regulator's noise sensitivity.

### **Base-Drive Noise Reduction**

The high-impedance base driver is susceptible to system noise, especially when the linear regulator is lightly loaded. Capacitively coupled switching noise or inductively coupled EMI on the base drive may cause fluctuations in the base current, which appear as noise on the linear regulator's output. To avoid this, keep the base-driver traces away from the step-down converter and as short as possible to minimize noise coupling.

A bypass capacitor (CBE) can be placed across the base-to-emitter resistor. This bypass capacitor, in addition to the transistor's input capacitance, reduces the frequency of the second pole (fPOLE2) that could destabilize the linear regulator. Therefore, the stability requirements determine the maximum base-to-emitter capacitance (CBE) that can be added. A capacitance in the range of 470pF to 2200pF is recommended.

# Minimum Load Requirements (Linear Regulators)

Under no-load conditions, leakage currents from the pass transistors supply the output capacitor, even when the transistor is off. Generally, this is not a problem since the feedback resistors' current drains the excess charge. However, charge can build up on the output capacitor over temperature, making output voltage rise above its set point. Care must be taken to ensure the feedback resistors' current exceeds the pass transistor's leakage current over the entire temperature range.

#### **Thermal Consideration**

The power dissipated by the pass transistor is calculated by:

$$P_{P3/4} = (V_{IN} - V_{OUT3/4}) \times I_{OUT3/4}$$

where V<sub>IN</sub> is the input to the transistor of the LDO.

Heatsink the transistor adequately to prevent a thermal runaway condition. Refer to the transistor data sheet for thermal calculations.

## Applications Information

### **PCB Layout Guidelines**

Careful PCB layout is critical to achieve clean and stable operation. Follow these guidelines for good PCB layout:

1) Place decoupling capacitors as close as possible to the IC pins.

- 2) Keep SGND and PGND isolated. Connect them at one single point typically close to the negative terminal of the input filter capacitor. Use as short a trace as possible.
- 3) Route high-speed switching nodes (LX\_) away from sensitive analog areas (FB\_, COMP\_, B\_, and EN\_).
- 4) Distribute the power components evenly across the board for proper heat dissipation.
- 5) Ensure all feedback connections are short and direct. Place feedback resistors as close as possible to the IC.
- 6) Place the output capacitors close to the load.
- 7) Connect the MAX15022 exposed pad to a large copper plane to maximize its power dissipation capability. Thermal resistances can be obtained using the method described in JEDEC specification JESD51-7. Connect the exposed pad to SGND plane. Do not connect the exposed pad to the SGND pin directly underneath the IC.
- 8) Use 2oz. copper to keep trace inductance and resistance to a minimum. Thin copper PCBs can compromise efficiency since high currents are involved in the application. Also thicker copper conducts heat more effectively, thereby reducing thermal impedance.
- 9) A reference PCB layout included in the MAX15022 Evaluation Kit is also provided to further aid layout.

## **Typical Operating Circuits**




Figure 7. MAX15022 Double Buck with Tracking and Two Additional LDOs

### **Typical Operating Circuits (continued)**




Figure 8. MAX15022 Double Buck with Sequencing and Two Additional LDOs

26 \_\_\_\_\_\_ /I/XI/M

**Chip Information** 

### Package Information

For the latest package outline information and land patterns (footprints), go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 TQFN-EP	T2855+6	<u>21-0140</u>	90-0026

MIXIM

PROCESS: BICMOS

### **Revision History**

REVISION NUMBER	DESCRIPTION		PAGES CHANGED
0	5/08	Initial release	_
1	7/11	Added the MAX15022ATI/V+ to the data sheet; added Package Thermal Characteristics to Absolute Maximum Ratings.	1, 2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.