

4

4519 Group User's Manual

RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER
720 FAMILY / 4500 SERIES

Before using this material, please visit our website to confirm that this is the most

Rev. 1.00

Revision date: Aug 06, 2004

current document available.

Renesas Technology www.renesas.com

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

REVISION HISTORY

4519 Group User's Manual

Rev.	Date	Description		
		Page	Summary	
1.00	Aug 06, 2004		First edition issued	

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

• CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Renesas Technology Corp." Hompage (http://www.renesas.com/en/rom).

As for the Development tools and related documents, refer to the Product Info - 4519 Group (http://www.renesas.com/eng/products/mpumcu/specific/lcd_mcu/expand/e4519.htm) of "Renesas Technology Corp." Homepage.

Table of contents

CHAPTER 1 HARDWARE

DESCRIPTION	
FEATURES	1-2
APPLICATION	1-2
PIN CONFIGURATION	1-2
BLOCK DIAGRAM	1-3
PERFORMANCE OVERVIEW	1-4
PIN DESCRIPTION	1-5
MULTIFUNCTION	
DEFINITION OF CLOCK AND CYCLE	1-6
PORT FUNCTION	
CONNECTIONS OF UNUSED PINS	1-8
PORT BLOCK DIAGRAMS	
FUNCTION BLOCK OPERATIONS	1-17
CPU	1-17
PROGRAM MEMORY (ROM)	1-20
DATA MEMORY (RAM)	1-21
INTERRUPT FUNCTION	1-22
EXTERNAL INTERRUPTS	1-26
TIMERS	_
WATCHDOG TIMER	1-45
A/D CONVERTER (COMPARATOR)	
SERIAL I/O	
RESET FUNCTION	
VOLTAGE DROP DETECTION CIRCUIT	
RAM BACK-UP MODE	
CLOCK CONTROL	
ROM ORDERING METHOD	
LIST OF PRECAUTIONS	
CONTROL REGISTERS	
INSTRUCTIONS	
SYMBOL	
INDEX LIST OF INSTRUCTION FUNCTION	
MACHINE INSTRUCTIONS (INDEX BY ALPHABET)	
MACHINE INSTRUCTIONS (INDEX BY TYPES)	
INSTRUCTION CODE TABLE	
BUILT-IN PROM VERSION	1-148

CHAPTER 2 APPLICATION

2.1 I/O pins	2-2
2.1.1 I/O ports	2-2
2.1.2 Related registers	2-6
2.1.3 Port application examples	2-12
2.1.4 Notes on use	2-13
2.2 Interrupts	2-15
2.2.1 Interrupt functions	2-15
2.2.2 Related registers	2-18
2.2.3 Interrupt application examples	2-21
2.2.4 Notes on use	2-30
2.3 Timers	2-31
2.3.1 Timer functions	2-31
2.3.2 Related registers	2-32
2.3.3 Timer application examples	2-37
2.3.4 Notes on use	2-50
2.4 A/D converter	2-52
2.4.1 Related registers	2-53
2.4.2 A/D converter application examples	2-54
2.4.3 Notes on use	2-56
2.5 Serial I/O	2-58
2.5.1 Serial I/O functions	2-58
2.5.2 Related registers	2-59
2.5.3 Operation description	
2.5.4 Serial I/O application example	2-63
2.5.5 Notes on use	2-66
2.6 Reset	2-67
2.6.1 Reset circuit	2-67
2.6.2 Internal state at reset	2-68
2.6.3 Notes on use	
2.7 Voltage drop detection circuit	2-70
2.8 RAM back-up	2-71
2.8.1 RAM back-up mode	2-71
2.8.2 Related registers	2-74
2.8.3 Notes on use	2-78
2.9 Oscillation circuit	2-79
2.9.1 Oscillation operation	
2.9.2 Related register	2-80
2.9.3 Notes on use	2-81

CHAPTER 3 APPENDIX

3.1 Electrical characteristics	3-2
3.1.1 Absolute maximum ratings	3-2
3.1.2 Recommended operating conditions	
3.1.3 Electrical characteristics	
3.1.4 A/D converter recommended operating conditions	3-8
3.1.5 Voltage drop detection circuit characteristics	
3.1.6 Basic timing diagram	
3.2 Typical characteristics	
3.3 List of precautions	3-12
3.3.1 Program counter	3-12
3.3.2 Stack registers (SKs)	3-12
3.3.3 Notes on I/O port	3-12
3.3.4 Notes on interrupt	3-14
3.3.5 Notes on timer	3-15
3.3.6 Notes on A/D conversion	3-17
3.3.7 Notes on serial I/O	3-18
3.3.8 Notes on reset	3-19
3.3.9 Notes on RAM back-up	3-19
3.3.10 Notes on clock control	3-20
3.3.11 Electric characteristic differences between Mask ROM and One Time PROM version MC	CU 3-20
3.3.12 Note on Power Source Voltage	3-20
3.4 Notes on noise	3-21
3.4.1 Shortest wiring length	3-21
3.4.2 Connection of bypass capacitor across Vss line and VDD line	3-23
3.4.3 Wiring to analog input pins	3-24
3.4.4 Oscillator concerns	3-24
3.4.5 Setup for I/O ports	3-25
3.4.6 Providing of watchdog timer function by software	3-25
3.5 Package outline	3-27

List of figures

CHAPTER 1 HARDWARE

. 2 RAR instruction execution example . 3 Registers A, B and register E . 4 TABP p instruction execution example . 5 Stack registers (SKs) structure . 6 Example of operation at subroutine call . 7 Program counter (PC) structure	1-17 1-17 1-18 1-18
. 4 TABP p instruction execution example	1-17 1-18 1-18
. 5 Stack registers (SKs) structure	1-18 1-18
. 6 Example of operation at subroutine call	1-18
·	
7 Program counter (PC) structure	
	1-19
. 8 Data pointer (DP) structure	1-19
. 9 SD instruction execution example	1-19
. 10 ROM map of M34519M8/E8	
. 11 Page 1 (addresses 008016 to 00FF16) structure	1-20
. 12 RAM map	1-21
. 13 Program example of interrupt processing	1-23
. 14 Internal state when interrupt occurs	1-23
. 15 Interrupt system diagram	1-23
. 16 Interrupt sequence	1-25
. 17 External interrupt circuit structure	1-26
. 18 External 0 interrupt program example-1	
. 19 External 0 interrupt program example-2	1-29
. 20 External 0 interrupt program example-3	1-29
. 21 External 1 interrupt program example-1	
. 22 External 1 interrupt program example-2	1-30
. 23 External 1 interrupt program example-3	1-30
. 24 Auto-reload function	1-31
. 25 Timer structure (1)	1-33
. 26 Timer structure (2)	1-34
. 27 Period measurement circuit program example	1-39
. 28 Period measurement circuit program example	
. 29 Timer 4 operation (reload register R4L: "0316", R4H: "0216")	1-42
. 30 CNTR1 output auto-control function by timer 3	1-43
. 31 Timer 4 count start/stop timing	1-44
. 32 Watchdog timer function	1-45
. 33 Program example to start/stop watchdog timer	1-46
. 34 Program example to enter the mode when using the watchdog timer	
. 35 A/D conversion circuit structure	1-47
. 36 A/D conversion timing chart	1-50
. 37 Setting registers	1-50
. 38 Comparator operation timing chart	1-51
	4 50
. 39 Definition of A/D conversion accuracy	1-52
. 40 Serial I/O structure	1-53
	1-53
. 40 Serial I/O structure	1-53 1-54 1-55
. 40 Serial I/O structure	1-53 1-54 1-55 1-56
. 40 Serial I/O structure	1-53 1-54 1-55 1-56 1-58
. 40 Serial I/O structure	1-53 1-54 1-55 1-56 1-58
. 40 Serial I/O structure	1-53 1-54 1-55 1-56 1-58 1-59
	10 ROM map of M34519M8/E8

	ig. 48 Internal state at reset 2	
	ig. 49 Voltage drop detection reset circuit	1-62
	g. 50 Voltage drop detection circuit operation waveform	1-62
	ig. 51 State transition	1-65
	ig. 52 Set source and clear source of the P flag	1-65
	ig. 53 Start condition identified example using the SNZP instruction	
	ig. 54 Clock control circuit structure	
	ig. 55 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation	
	ig. 56 Handling of XIN and XOUT when operating on-chip oscillator	
	ig. 57 Ceramic resonator external circuit	
	ig. 58 External RC oscillation circuit	
	ig. 59 External quartz-crystal circuit	
	ig. 60 External clock input circuit	
	ig. 61 Period measurement circuit program example	
	ig. 62 External 0 interrupt program example-1	
	ig. 63 External 0 interrupt program example-2	
	ig. 64 External 0 interrupt program example-3	
	ig. 65 External 1 interrupt program example-1	
	ig. 66 External 1 interrupt program example-2	
	ig. 67 External 1 interrupt program example-3	
	ig. 68 A/D converter program example-3	
	ig. 69 Analog input external circuit example-1	
	g. 70 Analog input external circuit example-2	
	ig. 71 Pin configuration of built-in PROM version	
	ig. 72 PROM memory map	
	ig. 73 Flow of writing and test of the product shipped in blank	. 1-149
СН	PTFR 2 APPLICATION	
СН	PTER 2 APPLICATION	
СН	PTER 2 APPLICATION ig. 2.1.1 Key input by key scan	2-12
СН	ig. 2.1.1 Key input by key scan	
СН	ig. 2.1.1 Key input by key scanig. 2.1.2 Key scan input timing	2-12
СН	ig. 2.1.1 Key input by key scan	2-12 2-22
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25 2-26
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25 2-26 2-27
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25 2-26 2-27 2-28
СН	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25 2-26 2-27 2-28 2-29
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25 2-26 2-27 2-28 2-29 2-37
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-23 2-24 2-25 2-26 2-27 2-28 2-29 2-37 2-38
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-29 2-37 2-38 2-39
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-29 2-37 2-38 2-39 2-40
CH	ig. 2.1.1 Key input by key scan	2-12 2-23 2-24 2-25 2-26 2-27 2-28 2-29 2-37 2-38 2-39 2-40 2-41
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-37 2-38 2-39 2-40 2-41 2-42
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-37 2-37 2-39 2-40 2-41 2-42
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-39 2-39 2-39 2-40 2-41 2-42 2-43 2-44
CH	ig. 2.1.1 Key input by key scan	2-12 2-23 2-24 2-25 2-26 2-27 2-28 2-37 2-38 2-39 2-40 2-41 2-42 2-43 2-44
CH	ig. 2.1.1 Key input by key scan	2-12 2-23 2-24 2-25 2-26 2-27 2-28 2-37 2-38 2-39 2-40 2-41 2-42 2-45 2-45
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-39 2-39 2-39 2-40 2-41 2-42 2-45 2-46 2-47
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-37 2-38 2-39 2-41 2-42 2-43 2-44 2-45 2-47 2-48
CH	ig. 2.1.1 Key input by key scan	2-12 2-22 2-24 2-25 2-26 2-27 2-28 2-29 2-37 2-38 2-39 2-40 2-41 2-42 2-44 2-45 2-45 2-48 2-49

Fig.	2.3.1	5 Count start time and count time when operation starts (PS, T1, T2 and T3 $$	3) 2-51
Fig.	2.3.16	6 Count start time and count time when operation starts (T4)	2-51
Fig.	2.4.1	A/D converter structure	2-52
Fig.	2.4.2	A/D conversion mode setting example	2-55
Fig.	2.4.3	Analog input external circuit example-1	2-56
Fig.	2.4.4	Analog input external circuit example-2	2-56
Fig.	2.4.5	A/D converter operating mode program example	2-56
Fig.	2.5.1	Serial I/O block diagram	2-58
Fig.	2.5.2	Serial I/O connection example	2-60
Fig.	2.5.3	Serial I/O register state when transfer	2-60
Fig.	2.5.4	Serial I/O transfer timing	2-61
Fig.	2.5.5	Setting example when a serial I/O of master side is not used	2-64
Fig.	2.5.6	Setting example when a serial I/O interrupt of slave side is used	2-65
Fig.	2.6.1	Structure of reset pin and its peripherals, and power-on reset operation	2-67
Fig.	2.6.2	Oscillation stabilizing time after system is released from reset	2-67
		Internal state at reset	
Fig.	2.6.4	Internal state at reset	2-69
Fig.	2.7.1	Voltage drop detection circuit	2-70
Fig.	2.7.2	Voltage drop detection circuit operation waveform example	2-70
Fig.	2.8.1	State transition	2-71
Fig.	2.8.2	Start condition identified example	2-73
Fia	201	Structure of clock control circuit	2-70

4519 Group List of figures

CHAPTER 3 APPENDIX

Fig.	3.3.1	Period measurement circuit program example	3-16
Fig.	3.3.2	Count start time and count time when operation starts (PS, T1, T2 and T3)	3-16
Fig.	3.3.3	Count start time and count time when operation starts (T4)	3-16
Fig.	3.3.4	Analog input external circuit example-1	3-17
Fig.	3.3.5	Analog input external circuit example-2	3-17
Fig.	3.3.6	A/D converter operating mode program example	3-17
Fig.	3.4.1	Selection of packages	3-21
Fig.	3.4.2	Wiring for the RESET input pin	3-21
		Wiring for clock I/O pins	
Fig.	3.4.4	Wiring for CNVss pin	3-22
Fig.	3.4.5	Wiring for the VPP pin of the built-in PROM version	3-23
Fig.	3.4.6	Bypass capacitor across the Vss line and the VDD line	3-23
Fig.	3.4.7	Analog signal line and a resistor and a capacitor	3-24
Fig.	3.4.8	Wiring for a large current signal line	3-24
Fig.	3.4.9	Wiring to a signal line where potential levels change frequently	3-25
Fig.	3.4.10	OVss pattern on the underside of an oscillator	3-25
Fig.	3.4.1	1 Watchdog timer by software	3-26

List of tables

CHAPTER 1 HARDWARE

Table Selection of system clock	1-6
Table 1 ROM size and pages	1-20
Table 2 RAM size	1-21
Table 3 Interrupt sources	1-22
Table 4 Interrupt request flag, interrupt enable bit and skip instruction	1-22
Table 5 Interrupt enable bit function	
Table 6 Interrupt control registers	
Table 7 External interrupt activated conditions	
Table 8 External interrupt control register	
Table 9 Function related timers	
Table 10 Timer related registers	
Table 11 A/D converter characteristics	
Table 12 A/D control registers	
Table 13 Change of successive comparison register AD during A/D conve	
Table 14 Serial I/O pins	
Table 15 Serial I/O control register	
Table 16 Processing sequence of data transfer from master to slave	
Table 17 Port state at reset	
Table 18 Voltage drop detection circuit operation state	
Table 19 Functions and states retained at RAM back-up	
Table 20 Return source and return condition	
Table 21 Key-on wakeup control register, pull-up control register	
Table 22 Key-on wakeup control register, pull-up control register	
Table 23 Clock control registers	
Table 24 Product of built-in PROM version	
Table 25 Programming adapter	
CHAPTER 2 APPLICATION	
Table 2.1.1 Timer control register W4	2-6
Table 2.1.2 Timer control register W6	
Table 2.1.3 Serial I/O control register J1	
Table 2.1.4 A/D control register Q2	
Table 2.1.5 Pull-up control register PU0	
Table 2.1.6 Pull-up control register PU1	
Table 2.1.7 Port output structure control register FR0	
Table 2.1.8 Port output structure control register FR1	
Table 2.1.9 Port output structure control register FR2	
Table 2.1.10 Port output structure control register FR3	
Table 2.1.11 Key-on wakeup control register K0	
Table 2.1.12 Key-on wakeup control register K2	
Table 2.1.13 Connections of unused pins	
Table 2.2.1 Interrupt control register V1	
Table 2.2.2 Interrupt control register V2	
Table 2.2.3 Interrupt control register I1	
Table 2.2.4 Interrupt control register I2	
Table 2.3.1 Interrupt control register V1	
Table 2.3.2 IIILeTrupt Control register V2	∠-3∠

Table 2.3.3 Interrupt control register I1	2-33
Table 2.3.4 Interrupt control register I2	2-33
Table 2.3.5 Timer control register PA	2-34
Table 2.3.6 Timer control register W1	2-34
Table 2.3.7 Timer control register W2	2-34
Table 2.3.8 Timer control register W3	2-35
Table 2.3.9 Timer control register W4	2-35
Table 2.3.10 Timer control register W5	2-36
Table 2.3.11 Timer control register W6	2-36
Table 2.4.1 Interrupt control register V2	2-53
Table 2.4.2 A/D control register Q1	2-53
Table 2.4.3 A/D control register Q2	2-54
Table 2.4.4 A/D control register Q3	2-54
Table 2.5.1 Interrupt control register V2	2-59
Table 2.5.2 Serial I/O mode register J1	2-59
Table 2.7.1 Voltage drop detection circuit operation state	2-70
Table 2.8.1 Functions and states retained at RAM back-up mode	
Table 2.8.2 Return source and return condition	2-73
Table 2.8.3 Start condition identification	2-73
Table 2.8.4 Interrupt control register I1	2-74
Table 2.8.5 Interrupt control register I2	
Table 2.8.6 Pull-up control register PU0	
Table 2.8.7 Pull-up control register PU1	
Table 2.8.8 Key-on wakeup control register K0	
Table 2.8.9 Key-on wakeup control register K1	
Table 2.8.10 Key-on wakeup control register K2	
Table 2.9.1 Clock control register MR	
Table 2.9.2 Clock control register RG	2-80
CHAPTER 3 APPENDIX	
Table 3.1.1 Absolute maximum ratings	2.0
Table 3.1.2 Recommended operating conditions 1	
Table 3.1.3 Recommended operating conditions 2	
Table 3.1.4 Recommended operating conditions 3	
Table 3.1.5 Electrical characteristics 1	
Table 3.1.6 Electrical characteristics 1	
Table 3.1.7 A/D converter recommended operating conditions	
Table 3.1.8 A/D converter characteristics	
Table 3.1.9 Voltage drop detection circuit characteristics	
Table 3.1.9 Voltage drop detection circuit characteristics	

CHAPTER 1

HARDWARE

DESCRIPTION
FEATURES
APPLICATION
PIN CONFIGURATION
BLOCK DIAGRAM
PERFORMANCE OVERVIEW
PIN DESCRIPTION
FUNCTION BLOCK OPERATIONS
ROM ORDERING METHOD
LIST OF PRECAUTIONS
CONTROL REGISTERS
INSTRUCTIONS
BUILT-IN PROM VERSION

DESCRIPTION

The 4519 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial I/O, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4519 Group include variations of the built-in memory size as shown in the table below.

FEATURES

● Timers	
Timer 1	. 8-bit timer with a reload register
Timer 2	. 8-bit timer with a reload register
Timer 3	. 8-bit timer with a reload register
Timer 3 8-1	bit timer with two reload registers

●Interrupt	8 sources
● Key-on wakeup function pins	10
● Serial I/O	8 bits X 1
● A/D converter 10-bit successive comparison	method, 8ch
■ Voltage drop detection circuit	
Reset occurrenceTyp. 3.5 V	(Ta = 25 °C)
Reset releaseTyp. 3.7 V	(Ta = 25 °C)


- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- ●LED drive directly enabled (port D)

APPLICATION


Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519M6-XXXFP	6144 words	384 words	42P2R-A	Mask ROM
M34519M8-XXXFP	8192 words	384 words	42P2R-A	Mask ROM
M34519E8FP (Note)	8192 words	384 words	42P2R-A	One Time PROM

Note: Shipped in blank.



Pin configuration (top view) (4519 Group)



PERFORMANCE OVERVIEW

	Paramet	er	Function		
Number of bas	sic instruc	ctions	153		
Minimum instru	uction ex	ecution time	0.5 μs (at 6.0 MHz oscillation frequency, in XIN through-mode)		
Memory sizes	emory sizes ROM M34519M6		6144 words X 10 bits		
	N	//34519M8/E8	8192 words X 10 bits		
	RAM N	//34519M6/M8/E8	384 words X 4 bits		
Input/Output ports	D0-D7	I/O (Input is examined by skip decision)	Eight independent I/O ports; Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. The output structure is switched by software.		
	P00-P0	3 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P10-P1	3 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P20-P2	2 I/O	3-bit I/O port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively.		
	P30-P3	3 I/O	4-bit I/O port; ports P30 and P31 are also used as INT0 and INT1, respectively.		
	P40-P4	3 I/O	4-bit I/O port; ports P40–P43 are also used as AIN4–AIN7, respectively.		
	P50-P5	3 I/O	4-bit I/O port; the output structure is switched by software.		
	P60-P6	3 I/O	4-bit I/O port; ports P60–P63 are also used as AIN0–AIN3, respectively.		
Timers	Timer 1		8-bit timer with a reload register is also used as an event counter.		
			Also, this is equipped with a period/pulse width measurement function.		
	Timer 2		8-bit timer with a reload register.		
	Timer 3		8-bit timer with a reload register is also used as an event counter.		
	Timer 4		8-bit timer with two reload registers and PWM output function.		
A/D converter			10-bit wide X 8 ch, This is equipped with an 8-bit comparator function.		
Serial I/O			8-bit X 1		
Interrupt	Sources	3	8 (two for external, four for timer, one for A/D, and one for serial I/O)		
	Nesting		1 level		
Subroutine nes	sting		8 levels		
Device structu	re		CMOS silicon gate		
Package			42-pin plastic molded SSOP (42P2R-A)		
Operating tem	perature	range	−20 °C to 85 °C		
Supply voltage Mask ROM version		OM version	1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
	One Tim	ne PROM version	2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
Power	Active n	node	2.8 mA (Ta=25°C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)		
dissipation			70 μA (Ta=25°C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)		
(typical value)			150 μA (Ta=25°C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)		
	RAM ba	ck-up mode	0.1 μ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state)		

PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0-D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channe open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P22 are also used as SCK, SOUT, SIN, respectively.
P30-P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.
P40-P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channe open-drain. For input use, set the latch of the specified bit to "1". Ports P40–P43 are also used as AIN4–AIN7, respectively.
P50-P53	I/O port P5	I/O	Port P5 serves as a 4-bit I/O port. The output structure can be switched to N-channe open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.
P60-P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channe open-drain. For input use, set the latch of the specified bit to "1". Ports P60–P63 are also used as AINO–AIN3, respectively.
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively.
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.
AIN0-AIN7	Analog input	Input	A/D converter analog input pins. AIN0–AIN7 are also used as ports P60–P63 and P40–P43, respectively.
Sck	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. Scк pin is also used as port P20
Sout	Serial I/O data output	Output	Serial I/O data output pin. Sout pin is also used as port P21.
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port P22.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	AIN0	AIN0	P60
D7	CNTR1	CNTR1	D7	P61	AIN1	AIN1	P61
P20	Sck	Sck	P20	P62	AIN2	AIN2	P62
P21	Sout	Sout	P21	P63	AIN3	AIN3	P63
P22	Sin	SIN	P22	P40	AIN4	AIN4	P40
P30	INT0	INT0	P30	P41	AIN5	AIN5	P41
P31	INT1	INT1	P31	P42	AIN6	AIN6	P42
				P43	AIN7	AIN7	P43

Notes 1: Pins except above have just single function.

- 2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- 3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
- 4: The input/output of D6 can be used even when CNTR0 (input) is selected.
- 5: The input of D6 can be used even when CNTR0 (output) is selected.
- 6: The input/output of D7 can be used even when CNTR1 (input) is selected.
- 7: The input of D7 can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Register MR			System clock	Operation mode	
MR ₃	MR2	MR1	MR ₀			
0	0	0	0	f(STCK) = f(XIN)	XIN through mode	
		×	1	f(STCK) = f(RING)	On-chip oscillator through mode	
0	1	0	0	f(STCK) = f(XIN)/2	XIN divided by 2 mode	
		×	1	f(STCK) = f(RING)/2	On-chip oscillator divided by 2 mode	
1	0	0	0	f(STCK) = f(XIN)/4	XIN divided by 4 mode	
		×	1	f(STCK) = f(RING)/4	On-chip oscillator divided by 4 mode	
1	1	0	0	f(STCK) = f(XIN)/8	XIN divided by 8 mode	
		X	1	f(STCK) = f(RING)/8	On-chip oscillator divided by 8 mode	

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.

PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
Port	FIII	Output	Output structure	unit	instructions	registers	Kemark
Port D	D0-D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(8)	CMOS		SZD	W6	function (programmable)
	D7/CNTR1				CLD	W4	
Port P0	P00-P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
							selection functions
Port P1	P10-P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						K0	functions and output structure
							selection functions
Port P2	P20/SCK, P21/SOUT	I/O	N-channel open-drain	3	OP2A	J1	
	P22/SIN	(3)			IAP2		
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	4	OP3A	l1, l2	
	P32, P33	(4)			IAP3	K2	
Port P4	P40/AIN4-P43/AIN7	I/O	N-channel open-drain	4	OP4A	Q1	
		(4)			IAP4	Q2	
Port P5	P50-P53	I/O	N-channel open-drain/	4	OP5A	FR3	Output structure selection
		(4)	CMOS		IAP5		function (programmable)
Port P6	P60/AIN0-P63/AIN3	I/O	N-channel open-drain	4	OP6A	Q2	
		(4)			IAP6	Q1	

CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition			
XIN	Open.	Internal oscillator is selected.	(Note 1)		
Хоит	Open.	Internal oscillator is selected.	(Note 1)		
		RC oscillator is selected.	(Note 2)		
		External clock input is selected for main clock.	(Note 3)		
D0-D5	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 6)		
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 7)		
P20/SCK	Open.	SCK pin is not selected.			
	Connect to Vss.				
P21/Sout	Open.				
	Connect to Vss.				
P22/SIN	Open.	SIN pin is not selected.			
	Connect to Vss.				
P3o/INT0	Open.	"0" is set to output latch.			
	Connect to Vss.				
P31/INT1	Open.	"0" is set to output latch.			
	Connect to Vss.				
P32, P33	Open.				
	Connect to Vss.				
P40/AIN4-P43/AIN7	Open.				
	Connect to Vss.				
P50-P53	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.			
P60/AIN0-P63/AIN3	Open.				
	Connect to Vss.				

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG0=0, MR0=1).


- 2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
 - In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
 - Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
- 3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports D0–D5 and the pull-up function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to Vss and VDD)


Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS




Port block diagram (1)




Port block diagram (2)




Port block diagram (3)







Port block diagram (5)



Port block diagram (6)





Port block diagram (8)

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first **BM** instruction, and the contents of program counter is stored in SKo. When the **BM** instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34519M8/E8.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages	
M34519M6	6144 words	48 (0 to 47)	
M34519M8/E8	8192 words	64 (0 to 63)	

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34519M8/E8




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34519M6	384 words X 4 bits (1536 bits)
M34519M8/E8	




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Table 3 III	terrupt sources		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1
8	Serial I/O interrupt	Completion of serial I/O transmit/receive	Address E in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Struction			
Interrupt name	Interrupt	Skip instruction	Interrupt
	request flag		enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22
Serial I/O interrupt	SIOF	SNZSI	V23

Table 5 Interrupt enable bit function

Interrupt enable bit Occurrence of interrupt		Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

Interrupt control register V1
 Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V/2. Set the contents of this register through

signed to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at	reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V 12	Timer Timerrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
VII	External Timerrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10	External o interrupt eriable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A
\/2c	V23 Serial I/O interrupt enable bit		Interrupt disabled	(SNZSI instruction is valid)	
V23	Serial I/O interrupt enable bit	1	Interrupt enabled (SNZSI instruction is invalid)	
\/Os	V22 A/D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22	Interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid)	
V0.	Timer 4 interrupt enable bit	0	Interrupt disabled	(SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)	
\/O ₀	Timor 3 interrupt enable bit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).




Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4519 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	I 11
		Falling waveform ("H"→"L")	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	I21
		Falling waveform ("H"→"L")	l22
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to P3o/INT0 pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction

- External 1 interrupt activated condition
 - External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.
- The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I2.
- 3 Clear the EXF1 flag to "0" with the SNZ1 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ1 instruction.
- Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.

(3) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A
l13	INTO pin input control bit	0	INT0 pin input disa	abled	
113	INTO piri iriput control bit	1	INT0 pin input ena	bled	
l12	Interrupt valid waveform for INT0 pin/		Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction)		
112	return level selection bit	1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI0
114	INITO pip adge detection circuit control bit	0	One-sided edge de	etected	
111	Into pin edge detection circuit control bit		Both edges detected		
I1 0	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start	t synchronous circuit selected	

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	abled	
123	in i i pin input control bit (Note 2)	1	INT1 pin input ena	bled	
122	Interrupt valid waveform for INT1 pin/		Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI1
122	return level selection bit (Note 2)	1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI1
124	INIT4 pin adda dataction circuit central hit	0	One-sided edge de	etected	
121	I21 INT1 pin edge detection circuit control bit		Both edges detected		
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count start	t synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.

(4) Notes on External 0 interrupt

- ① Note [1] on bit 3 of register I1
 - When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 ①) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 ②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 ③).

```
LA
          ; (XXX02)
TV1A
          ; The SNZ0 instruction is valid ...... ①
LA
          ; (1XXX2)
TI1A
          ; Control of INT0 pin input is changed
NOP
           SNZ0
          ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP
           (3)
  :
  X: these bits are not used here.
```

Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19①).

```
LA 0 ; (XXX02)

TK2A ; Input of INT0 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- 3 Note on bit 2 of register I1
- When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).




Fig. 20 External 0 interrupt program example-3

(5) Notes on External 1 interrupt

- ① Note [1] on bit 3 of register I2
 - When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1

interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21①) and then, change the bit 3 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21②). Also, set the NOP instruction for the case when a skip is per-

formed with the SNZ1 instruction (refer to Figure 213).

```
LA
           ; (XX0X2)
TV1A
           ; The SNZ1 instruction is valid ..... ①
LA
           ; (1XXX2)
TI2A
           ; Control of INT1 pin input is changed
NOP
           ...... 2
SNZ1
           ; The SNZ1 instruction is executed
            (EXF1 flag cleared)
NOP
            ...... 3
  :
  X: these bits are not used here.
```

Fig. 21 External 1 interrupt program example-1

- 2 Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 22 External 1 interrupt program example-2

- ③ Note on bit 2 of register I2 When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23①) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23③).




Fig. 23 External 1 interrupt program example-3

TIMERS

The 4519 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4519 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3: 8-bit programmable timer
- Timer 4: 8-bit programmable timer
- Watchdog timer: 16-bit fixed dividing frequency timer
 (Timers 1, 2, 3, and 4 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, amd 4 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	XIN input		Timer 1 interrupt	W5
	(period/pulse width	CNTR0 input			
	measurement function)				
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)			
		PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	XIN input	1 to 256	Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	




Fig. 25 Timer structure (1)




Fig. 26 Timer structure (2)

Table 10 Timer related registers

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PΔο	PAo Prescaler control bit		Stop (state initialize	ed)	
170			Operating		

	Timer control register W1		at	reset : 00002	at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	()	Timer 1 count auto	-stop circuit not selected	
''''	bit (Note 2)	1		Timer 1 count auto	-stop circuit selected	
W12	W/40 = 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1)	Stop (state retained)		
VV 12	Timer 1 control bit	•		Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (II	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (0	ORCLK)	
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2		at	reset : 00002	at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTR0 output signal selection bit (Note 2)	(0 Timer 1 underflow		signal divided by 2 output	
1123	Civi No output signal selection bit (Note 2)	1		Timer 2 underflow	signal divided by 2 output	
W22	W22 Timer 2 control bit)	Stop (state retained	d)	
VVZZ	Timer 2 control bit	,	1	Operating		
1440		W21	W20		Count source	
W21		0	0	System clock (STC	cK)	
	Timer 2 count source selection bits		1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWM	OUT)	

	Timer control register W3		at ı	reset : 00002	at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	()	Timer 3 count auto	-stop circuit not selected	
1 1103	bit (Note 3)	1	1	Timer 3 count auto	-stop circuit selected	
W32	Timer 3 control bit	0		Stop (state retained)		
VV32	Timer 3 control bit	1	1	Operating		
		W31	W30		Count source	
W31	To an O accord a company and a discretization letter	0	0	PWM signal (PWM	IOUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (0	ORCLK)	
W30	W30		0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
- 3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

Timer control register W4		at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A	
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (input)		
VV43	DI//CIVITAT piir function selection bit	1	CNTR1 (I/O) / D7 (input)		
W42	PWM signal	0	PWM signal "H" interval expansion function invalid			
VV42	"H" interval expansion function control bit	1	PWM signal "H" in	PWM signal "H" interval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retaine	d)		
VV41	Timer 4 control bit	1	Operating			
W40	Timer 4 count source selection bit	0	XIN input			
VV40	Timer 4 count source selection bit	1	Prescaler output (ORCLK) divided by 2			

	Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used	()	This bit has no fund	ction, but read/write is enabled.	
		1			·	
W52	Period measurement circuit control bit	0		Stop		
VV32	T choa measurement should sention bit	•	1	Operating		
		W51	W50		Count source	
W51	Signal for period measurement selection	0	0	On-chip oscillator (f(RING/16))	
	bits	0	1	CNTR ₀ pin input		
W50	W50		0	INT0 pin input		
		1	1	Not available		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A	
W63	CNTR1 pin input count edge selection bit	0	Falling edge Rising edge			
*****	Civity pin input count edge selection bit	1				
W62	CNTR0 pin input count edge selection bit	0	Falling edge			
VV02	Civi ko pin input count edge selection bit	1	Rising edge			
W61	CNTR1 output auto-control circuit		CNTR1 output auto	o-control circuit not selected		
selection bit		1	CNTR1 output auto	o-control circuit selected		
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)			
*****	Do GIVITTO PILITURICION SELECTION DIL	1	CNTR0 (I/O) /D6 (input)		

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

· Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

1) set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- ② set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process:

- 1) set data in timer 2.
- 2 select the count source with the bits 0 and 1 of register W2, and
- 3 set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

- ① set data in timer 3
- 2 set count source by bits 0 and 1 of register W3, and
- $\ensuremath{\mathfrak{G}}$ set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows

Timer 4 starts counting after the following process;

- 1 set data in timer 4
- 2 set count source by bit 0 of register W4, and
- 3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".

(7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with the one cycle of the signal divided by 16 of the on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27②). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 27③).




Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

(8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/INTO pin input (pulse width measurement function) when the following is set;

- Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).
- Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P3o/INTO pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.

(9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition

Once set, the count start synchronous circuit is cleared by clearing the bit 110 or 120 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

(12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin. When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.

(13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

(14) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data. $\label{eq:total_problem}$

· Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

• Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

• Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

• Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 28②). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 28③).




Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.




Fig. 29 Timer 4 operation (reload register R4L: "0316", R4H: "0216")




Fig. 30 CNTR1 output auto-control function by timer 3




Fig. 31 Timer 4 count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 32 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 33). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 34). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 33 Program example to start/stop watchdog timer

```
WRST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF

↓
Oscillation stop
```


Fig. 34 Program example to enter the mode when using the watchdog timer

A/D CONVERTER (Comparator)

The 4519 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB (2.7 V ≤ VDD ≤ 5.5V)
	Differential non-linearity error:
	± 0.9 LSB (2.2 V \leq VDD \leq 5.5V)
Conversion speed	31 μ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)
Analog input pin	8



Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.

2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 35 A/D conversion circuit structure

Table 12 A/D control registers

	A/D control register Q1		at	rese	t : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A		
Q13	A/D operation mode selection bit		A/D conversion mode						
			<u> </u>		mode				
		Q12	Q11	Q10		Analog input pins			
Q12	Analog input pin selection bits	0	0	0	AIN0				
		0	0	1	AIN1				
		0	1	0	AIN2				
Q11		0	1	1	Аімз				
		1	0	0	AIN4				
		1	0	1	AIN5				
Q10		1	1	0	AIN6	·			
		1	1	1	AIN7				

	A/D control register Q2		reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A			
022	Q23 P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7 pin function selection bit		0 P40, P41, P42, P43					
QZS			AIN4, AIN5, AIN6, AI	N7				
Q22	DGg/Alaig DGg/Alaig air function coloction bit	0	P62, P63					
QZZ	P62/AIN2, P63/AIN3 pin function selection bit	1	AIN2, AIN3					
Q21	P61/AIN1 pin function selection bit	0	P61					
QZI	POTAINT PITTUTCHOTT SELECTION DIT	1	AIN1					
Q20	D60/Alkio pin function collection bit	0	P60					
Q 20	P60/AIN0 pin function selection bit	1	AIN0					

A/D control register Q3			at	reset : 00002 at RAM back-up : state retained		R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
Q32	A/D	(0	This bit has no function, but read/write is enabled. Instruction clock (INSTCK) On-chip oscillator (f(RING))		
Q32	A/D converter operation clock selection bit	1		On-chip oscillator (f(RING))		
		Q31	Q30			
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division	0	1	Frequency divided	by 12	
Q30	ratio selection bits	1	0	Frequency divided	by 24	
		1	1	Frequency divided	estruction clock (INSTCK) en-chip oscillator (f(RING)) Division ratio requency divided by 6	

Note: "R" represents read enabled, and "W" represents write enabled.

(1) A/D control register

A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A

• A/D control register Q2

Register Q2 controls the selection of P40/AIN4–P43/AIN7, P60/AIN0–P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

· A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage Vref generated from the built-in D/A converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016"
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage V_{ref} is compared with the analog input voltage V_{IN}.
- When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4519 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31 μ s when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 36).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 <u>VDD</u>
2nd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
3rd comparison	*1 *2 1 0 0 0 0 VDD ± VDD 4 ± VDD 8
After 10th comparison	A/D conversion result *1
completes	<u>*1 *2 *3 *8 *9 *A </u> 2 <u>1024</u>

*1: 1st comparison result*3: 3rd comparison result

*2: 2nd comparison result*8: 8th comparison result

*9: 9th comparison result

*A: 10th comparison result

(7) A/D conversion timing chart

Figure 36 shows the A/D conversion timing chart.




Fig. 36 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AINO pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AIN0 pin function with the bit 0 of the register Q2. Select the AIN0 pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 37)
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order
 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- $\ensuremath{\mathbb{Z}}$ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).




Fig. 37 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in D/A comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in D/A converter can be determined from the following formula:

Logic value of comparison voltage
$$V_{ref}$$

$$V_{ref} = \frac{V_{DD}}{256} \times n$$
n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4 μ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1"

(13) Notes for the use of A/D conversion

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

• Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 38 Comparator operation timing chart

(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 39).

- · Relative accuracy
 - ① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{1022}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 39 Definition of A/D conversion accuracy

SERIAL I/O

The 4519 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

Serial I/O consists of;

- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer.

The pin functions of the serial I/O pins can be set with the register ${\sf J1}$.

Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
P20/SCK	Clock I/O (SCK)
P21/SOUT	Serial data output (Sout)
P22/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of P20, P21, P22 are valid.




Fig. 40 Serial I/O structure

Table 15 Serial I/O control register

	Serial I/O control register J1		at reset : 00002		at RAM back-up : state retained	R/W TAJ1/TJ1A
		J 13	J12		Synchronous clock	
J1 3		0	0	Instruction clock (II	NSTCK) divided by 8	
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (INSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2		
		1	1	External clock (Scr	< input)	
		J11	J1 0		Port function	
J11		0	0	P20, P21,P22 selec	ted/Sck, Sout, Sin not selected	
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected		
J1 0		1	0	SCK, P21, SIN selec	cted/P20, SOUT, P22 not selected	
			1	SCK, SOUT, SIN sele	ected/P20, P21,P22 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.




Fig. 41 Serial I/O register state when transferring

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

(4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.

(5) How to use serial I/O

Figure 42 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 42 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 42 Serial I/O connection example




Fig. 43 Timing of serial I/O data transfer

Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)
[Initial setting]	[Initial setting]
• Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 42.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 42.
TJ1A and TV2A instructions	TJ1A and TV2A instructions
Setting the port received the reception enable signal (SRDY) to the input mode.	• Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible).
(Port D3 is used in this example)	(Port D3 is used in this example)
SD instruction	SD instruction
* [Transmission enable state]	*[Reception enable state]
• Storing transmission data to serial I/O register SI.	• The SIOF flag is cleared to "0."
TSIAB instruction	SST instruction
	• "L" level (reception possible) is output from port D3.
	RD instruction
[Transmission]	[Reception]
•Check port D3 is "L" level.	
SZD instruction	
•Serial transfer starts.	
SST instruction	
•Check transmission completes.	Check reception completes.
SNZSI instruction	SNZSI instruction
•Wait (timing when continuously transferring)	• "H" level is output from port D3.
	SD instruction
	[Data processing]

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 44 Reset release timing




Fig. 45 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 46 Structure of reset pin and its peripherals, and power-on reset operation

Table 17 Port state at reset

Name	Function	State	
D0-D5	D0-D5	High-impedance (Notes 1, 2)	
D6/CNTR0	D6	High-impedance (Notes 1, 2)	
D7/CNTR1	D7	High-impedance (Notes 1, 2)	
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)	
P10-P13	P10-P13	High-impedance (Notes 1, 2, 3)	
P20/SCK, P21/SOUT, P22/SIN	P20-P22	High-impedance (Note 1)	
P30/INT0, P31/INT1, P32, P33	P30-P33	High-impedance (Note 1)	
P40/AIN4-P43/AIN7	P40-P43	High-impedance (Note 1)	
P50-P53	P50-P53	High-impedance (Notes 1, 2)	
P60/AIN0-P63/AIN3	P60-P63	High-impedance (Note 1)	

Notes 1: Output latch is set to "1."

- 2: Output structure is N-channel open-drain.
- 3: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 47 and 48 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	0
External 1 interrupt request flag (EXF1)	
Interrupt control register V1	
Interrupt control register V2	• • • • • • • • • • • • • • • • • • • •
Interrupt control register I1	
Interrupt control register I2	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	
Timer 3 interrupt request flag (T3F)	
Timer 4 interrupt request flag (T4F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	` ' '
Timer control register W5	
Timer control register W6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Clock control register MR	
Clock control register RG	
Serial I/O transmit/receive completion flag (SIOF)	
Serial I/O mode register J1	
	serial I/O port not selected)
Serial I/O register SI	·
A/D conversion completion flag (ADF)	
A/D control register Q1	
A/D control register Q2	
A/D control register Q3	
Successive comparison register ADX X	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Tall up control register FOT	
	"X" represents undefined.

Fig. 47 Internal state at reset 1




Fig. 48 Internal state at reset 2

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 49 Voltage drop detection reset circuit




Fig. 50 Voltage drop detection circuit operation waveform

Table 18 Voltage drop detection circuit operation state

		- p
VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid

RAM BACK-UP MODE

The 4519 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 51 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop, or
- SRST instruction is executed.

In this case, the P flag is "0."

REJ09B0175-0100Z

Table 19 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	
carry flag (CY), stack pointer (SP) (Note 2)	×
Contents of RAM	0
Interrupt control registers V1, V2	×
Interrupt control registers I1, I2	0
Selection of oscillation circuit	0
Clock control register MR	×
Timer 1 function	(Note 3)
Timer 2 function	(Note 3)
Timer 3 function	(Note 3)
Timer 4 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA, W4	×
Timer control registers W1 to W3, W5, W6	0
Serial I/O function	×
Serial I/O mode register J1	0
A/D conversion function	×
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Key-on wakeup control register K0 to K2	0
Pull-up control registers PU0, PU1	0
Port output direction registers FR0 to FR3	0
External 0 interrupt request flag (EXF0)	×
External 1 interrupt request flag (EXF1)	×
Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 2 interrupt request flag (T2F)	(Note 3)
Timer 3 interrupt request flag (T3F)	(Note 3)
Timer 4 interrupt request flag (T4F)	(Note 3)
A/D conversion completion flag (ADF)	×
Serial I/O transmission/reception completion flag	×
(SIOF)	
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
- 5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

(5) Related registers

Key-on wakeup control register K0
Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to

transfer the contents of register K0 to register A.

- Key-on wakeup control register K1
 Register K1 controls the return condition and valid waveform/
 level selection for port P0. Set the contents of this register
 through register A with the TK1A instruction. In addition, the
 TAK1 instruction can be used to transfer the contents of register
 K1 to register A.
- Key-on wakeup control register K2
 Register K2 controls the INT0 and INT1 key-on wakeup functions
 and return condition function. Set the contents of this register
 through register A with the TK2A instruction. In addition, the
 TAK2 instruction can be used to transfer the contents of register
 K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.


• Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.

- External interrupt control register I1
 Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
- External interrupt control register I2
 Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 20 Return source and return condition

R	Return source	Return condition	Remarks
signal	Ports P00-P03	"L" level input, or rising edge ("L" \rightarrow "H") or falling edge	The key-on wakeup function can be selected with 2 port units. Select the return level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.
wakeup si	Ports P10-P13	Return by an external "L" level input.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
External w	INT0 INT1	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with the registers I1 and I2 according to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.
		The external interrupt request flags (EXF0, EXF1) are not set.	



Notes 1: Microcomputer starts its operation after counting f(RING) 120 to 144 times.

- 2: The f(XIN) oscillation circuit (ceramic resonance, RC oscillation or quartz-crystal oscillation) is selected by the CMCK, CRCK or CYCK instruction (the start of oscillation and the operation source clock is not switched by these instructions).
- The start/stop of oscillation and the operation source is switched by register MR.
- Surely, select the f(XIN) oscillation circuit by executing the CMCK, CRCK or CYCK instruction before clearing MR1 to "0". MR1 cannot be cleared to "0" when the oscillation circuit is not selected.
- 3: Generate the wait time by software until the oscillation is stabilized, and then, switch the system clock.
- 4: Continuous execution of the EPOF instruction and the POF instruction is required to go into the RAM back-up state.
- 5: System returns to state A certainly when returning from the RAM back-up mode.

 However, the selected contents (CMCK, CRCK, CYCK instruction execution state) of f(XIN) oscillation circuit is retained.

Fig. 51 State transition




Fig. 52 Set source and clear source of the P flag




Fig. 53 Start condition identified example using the SNZP instruction

Table 21 Key-on wakeup control register, pull-up control register

	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0/		
1/0-	Pins P12 and P13 key-on wakeup	0 Key-on wakeup not u		used			
K03	control bit	1	Key-on wakeup use	ed			
1/0	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used			
K02	control bit	1	Key-on wakeup use	ed			
1/04	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used			
K01	control bit	1	Key-on wakeup use	ed			
1/0-	Pins P0o and P01 key-on wakeup	0	Key-on wakeup not	used			
K0 0	control bit	1	Key-on wakeup use	ed			
Key-on wakeup control register K1		at reset : 00002		at RAM back-up : state retained	R/W TAK1/TK1/		
1/4 a	Ports P02 and P03 return condition selection	0 Return by level					
K13	bit	1	Return by edge				
1/40	Ports P02 and P03 valid waveform/	0	Falling waveform/"L" level				
K12	level selection bit	1	Rising waveform/"H" level				
1/4 /	Ports P01 and P00 return condition selection	0	Return by level				
K11	bit	1	Return by edge				
1/4 a	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	_" level			
K1 0	level selection bit	1	Rising waveform/"H	ł" level			
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2/		
K23	INIT4 nin return condition coloction hit	0	Return by level				
NZ3	INT1 pin return condition selection bit	1	Return by edge				
K22	INIT4 nin kov on wakovn centre hit	0	Key-on wakeup not used				
NZ2	INT1 pin key-on wakeup contro bit	1	Key-on wakeup used				
K21	INTO pin return condition coloction bit	0 Return by level					
r\Z1	INT0 pin return condition selection bit	1	Return by edge				
K20	INTO pin koy on wokoup centre hit	0	Key-on wakeup not	used			
r\ZU	INT0 pin key-on wakeup contro bit	1					

Table 22 Key-on wakeup control register, pull-up control register

Pull-up control register PU0		at	reset : 00002	at RAM back-up : state retained	R/W TAPU0/ TPU0A		
DLIOs	PU03 Pun pull-up transistor		Pull-up transistor OFF				
PU03	control bit	1	Pull-up transistor O	N			
DLIOs	P02 pin pull-up transistor	0	Pull-up transistor O	FF			
PU02	control bit	1	Pull-up transistor O	N			
DI IO	P01 pin pull-up transistor	0	Pull-up transistor O	FF			
PU01	control bit	1	1 Pull-up transistor ON				
DI IO-	P0o pin pull-up transistor	0	Pull-up transistor O	Pull-up transistor OFF			
PU00 control bit		1	Pull-up transistor ON				
	Pull-up control register PU1		reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A		
DI IA-	P13 pin pull-up transistor	0	Pull-up transistor OFF				
PU13	control bit	1	Pull-up transistor O	N			
DUI	P12 pin pull-up transistor	0	Pull-up transistor O	FF			
PU12	control bit	1	Pull-up transistor ON				
DUI4.	P11 pin pull-up transistor	0	Pull-up transistor OFF				
PU11	control bit	1	Pull-up transistor ON				
DUI4-	P10 pin pull-up transistor	0	Pull-up transistor O	FF			
PU10	control bit	1	Pull-up transistor O	N			

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- · Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 54 shows the structure of the clock control circuit.

The 4519 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4519 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.




Fig. 54 Clock control circuit structure

(1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.




Fig. 55 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 56).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that the margin of frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 57).

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 58).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

(5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

(6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.




Fig. 56 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 57 Ceramic resonator external circuit




Fig. 58 External RC oscillation circuit




Fig. 59 External quartz-crystal circuit




Fig. 60 External clock input circuit

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 23 Clock control registers

Clock control register MR		at reset : 11112		reset : 11112	at RAM back-up : 11112 R/W TAMR/ TMRA		
		MRз	MR2		Operation mode		
MR3 MR2		0	0	Through mode (free	uency not divided)		
	Operation mode selection bits	0	1	Frequency divided I	Frequency divided by 2 mode		
		1	0	Frequency divided I	by 4 mode		
		1	1	Frequency divided I	by 8 mode		
MR1	Main clock f(XIN) oscillation circuit control bit	C)	Main clock (f(XIN))	oscillation enabled		
IVIIXI		1		Main clock (f(XIN)) o	oscillation stop		
MRo	System clack assillation source selection bit	C)	Main clock (f(XIN))			
IVIICO	System clock oscillation source selection bit	1		Main clock (f(RING))		

Clock control register RG		at reset : 02		at RAM back-up : 02	W TRGA
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled		
KG0		1	On-chip oscillator (f(RING)) oscillation stop	

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3.Data to be written to ROMone floppy disk.

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance.
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected
- \bullet The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is
- The input of D7 can be used even when CNTR1 (output) is selected.

⑥ Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

Stop timer 1, 2, 3 and 4 counting to change its count source.

® Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

[®]Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

10 Timer 4

In order to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag WDF1.

⁽³⁾ Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure $61 \oplus$) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 61@).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 61[®]).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.

```
ΙΑ
           ; (X0XX2)
TV1A
           ; The SNZT1 instruction is valid ...... ①
ΙΑ
           ; (X0XX2)
TW5A
           ; Period measurement circuit stop
NOP
           ...... ②
SNZT1
           ; The SNZT1 instruction is executed
            (T1F flag cleared)
NOP
           ...... ③
  :
  X: these bits are not used here.
```

Fig. 61 Period measurement circuit program example

@P30/INT0 pin

- Note [1] on bit 3 of register I1
 When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 61 ①) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 62 ②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 62 ③).

```
:
LA
           ; (XXX02)
TV1A
           ; The SNZ0 instruction is valid ..... ①
ΙΑ
           ; (1XXX2)
TI1A
           ; Control of INT0 pin input is changed
NOP
           SNZ0
           ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP
           ...... 3
  :
       X: these bits are not used here.
```

Fig. 62 External 0 interrupt program example-1

- Note [2] on bit 3 of register I1 When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INTO pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 63①).

```
LA 0 ; (XXX02)

TK2A ; Input of INT0 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 63 External 0 interrupt program example-2

- Note on bit 2 of register I1

 When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, he careful about
- changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 64®) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 64®). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 64®).




Fig. 64 External 0 interrupt program example-3

[®]P31/INT1 pin

- Note [1] on bit 3 of register I2
 - When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 65①) and then, change the bit 3 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 65②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 65③).

```
LA 4 ; (XX0X2)

TV1A ; The SNZ1 instruction is valid .......①

LA 8 ; (1XXX2)

TI2A ; Control of INT1 pin input is changed

NOP ...........②

SNZ1 ; The SNZ1 instruction is executed

(EXF1 flag cleared)

NOP ............③

X: these bits are not used here.
```

Fig. 65 External 1 interrupt program example-1

- Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 66①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 66 External 1 interrupt program example-2

- Note on bit 2 of register I2

 When the interrupt valid waveform of the P31/INT1 pin is
 should with the bit 2 of register I2 in activery, he correctly should
- when the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 67^①) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 67^②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 67^③).

```
LA
           ; (XX0X2)
TV1A
           ; The SNZ1 instruction is valid ..... ①
LA
     12
           ; (X1XX2)
TI2A
           ; Interrupt valid waveform is changed
NOP
           SNZ1
           ; The SNZ1 instruction is executed
           (EXF1 flag cleared)
NOP
           ..... 3
  X: these bits are not used here.
```

Fig. 67 External 1 interrupt program example-3

⁶A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the
 operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a
 value to the register Q1, and execute the SNZAD instruction to
 clear the ADF flag.




Fig. 68 A/D converter program example-3

☑ A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins (Figure 69).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 70. In addition, test the application products sufficiently.




Fig. 69 Analog input external circuit example-1




Fig. 70 Analog input external circuit example-2

[®] POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

® Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

@ Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

Clock control

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING)) or (XIN) selected for the system clock cannot be stopped.

On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

® External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 $k\Omega$ or more resistor to XIN pin in series to limit of current by competitive signal.

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

CONTROL REGISTERS

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	713 Timer 2 interrupt enable bit		Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled ((SNZT1 instruction is valid)	
V 12		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
V 11	External i interrupt eriable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt anable bit	0	Interrupt disabled ((SNZ0 instruction is valid)	
V 10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A
\/0-	Social I/O interrupt anable bit	0	Interrupt disabled	(SNZSI instruction is valid)	•
V23	V23 Serial I/O interrupt enable bit		Interrupt enabled (SNZSI instruction is invalid)	
\/O-	A/D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22		1	Interrupt enabled (SNZAD instruction is invalid)	
1/0.	Timer 4 interrupt enable hit	0	Interrupt disabled	(SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)	
1/0-	Timer 2 interrupt anable hit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A
113	INT0 pin input control bit (Note 2)	0	INT0 pin input disa	abled	
113	in 10 pin input control bit (Note 2)	1	INT0 pin input ena	bled	
112	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)		
		1	Rising waveform/"H" level ("H" level is recognized with the SNZI0 instruction)		the SNZI0
l11	INT0 pin edge detection circuit control bit	0	One-sided edge de	etected	
'''	invio pin eage detection circuit control bit	1	Both edges detected		
110	INT0 pin Timer 1 count start synchronous	Timer 1 count start synchronous circuit not selected			
110	circuit selection bit			t synchronous circuit selected	

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	abled	
123	int i pin input control bit (Note 2)	1	INT1 pin input ena	bled	
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI1
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)		instruction)		
122		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1		
			instruction)		
I2 ₁	INITA pin adda dataction circuit central bit	0	One-sided edge de	etected	
121	INT1 pin edge detection circuit control bit	1	Both edges detected		
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected	
120	circuit selection bit	1 Timer 3 count start synchronous circuit s		t synchronous circuit selected	

^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".

Clock control register MR		at reset : 11112			at RAM back-up : 11112	R/W TAMR/ TMRA		
		MRз	MR2		Operation mode			
MR3		0	0	Through mode (frequency not divided)				
	Operation mode selection bits	0	1	Frequency divided	Operation mode June of the control			
MR ₂		1	0	Frequency divided by 4 mode				
		1	1	Frequency divided by 8 mode				
MR1	Main clock f(YIN) assillation circuit control bit	C)	Main clock (f(XIN))	oscillation enabled			
IVIIX	Main clock f(XIN) oscillation circuit control bit	1		Main clock (f(XIN)) oscillation stop				
MR ₀	System clock oscillation source selection bit	C)	Main clock (f(XIN))				
IVIIXU		1	1	Main clock (f(RING))				

Clock control register RG		;	at reset : 02	at RAM back-up : 02	W TRGA
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled	
IXO0		1	On-chip oscillator (f(RING)) oscillation stop		

Timer control register PA		í	at reset : 02	at RAM back-up : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	
FAU	PA0 Prescaler control bit		Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W/13	W13 Timer 1 count auto-stop circuit selection bit (Note 2)		C	Timer 1 count auto	-stop circuit not selected	
***15			1	Timer 1 count auto	-stop circuit selected	
\\/12	W12 Timer 1 control bit	0		Stop (state retained)		
VV 12		•	1 Operating			
		W11	W10		Count source	
W11		0	0	Instruction clock (II	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	W23 CNTR0 output signal selection bit)	Timer 1 underflow	signal divided by 2 output	
1 1123			1 Timer 2 underflow		signal divided by 2 output	
W22	W22 Timer 2 central hit)	Stop (state retained)		
VVZZ	W22 Timer 2 control bit	1		Operating		
1110		W21	W20	Count source		
W21		0	0	System clock (STCK)		
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
		1	1	PWM signal (PWMOUT)		

 $^{2:} This \ function \ is \ valid \ only \ when \ the \ timer \ 1 \ count \ start \ synchronous \ circuit \ is \ selected \ (I10="1").$

	Timer control register W3		at reset : 00002		at RAM back-up : state retained	R/W TAW3/TW3A
W33	W33 Timer 3 count auto-stop circuit selection bit (Note 2))	Timer 3 count auto	-stop circuit not selected	
*****			1	Timer 3 count auto	-stop circuit selected	
\/\/3a	W32 Timer 3 control bit	(0 Stop (state retained)		d)	
VV32		•	1 Operating			
		W31	W30		Count source	
W31	Times 2 second second selection bits	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Timer control register W4		at	reset : 00002	at RAM back-up : 00002	R/W TAW4/TW4A
W43 D7/CNTR1 pin function sele	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (input)	
VV43		1	CNTR1 (I/O) / D7 (input)		
W42	PWM signal	0	PWM signal "H" interval expansion function invalid		
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retained)		
VV41	Timer 4 control bit	1	Operating		
W40	Timer 4 count source selection bit	0	XIN input		
VV40		1	Prescaler output (ORCLK) divided by 2		

	Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A	
W53	Not used)	This bit has no fund	This bit has no function, but read/write is enabled.		
1100		·	1		·		
W52	W52 Period measurement circuit control bit)	Stop			
VV32	T chod medadrement arount control bit	•	1 Operating				
		W51	W50		Count source		
W51	Signal for period measurement selection	0	0	On-chip oscillator (f(RING/16))		
	bits	0	1	CNTR ₀ pin input			
W50		1	0	INTO pin input			
		1	1	Not available			

	Timer control register W6		reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A	
W63 CNTR1 pin input count edge selection bit		0	Falling edge	,	•	
VV03	CNTXT piit input count eage selection bit	1	Rising edge	Rising edge		
W62	CNTR0 pin input count edge selection bit	0	Falling edge			
VV02		1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto-control circuit not selected			
****	selection bit	1	CNTR1 output auto-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0	D ₆ (I/O) / CNTR ₀ (input)			
*****	Do/GIVERO PILITURICUOIT SELECTION DIC	1	CNTR0 (I/O) /D6 (input)			

^{2:} This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

	Serial I/O control register J1	at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A		
			J12		Synchronous clock			
J13		0	0	Instruction clock (II	NSTCK) divided by 8			
	J12 Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	Instruction clock (INSTCK) divided by 4			
J12		1	0	Instruction clock (INSTCK) divided by 2				
		1	1	External clock (Sck input)				
		J11	J1 0		Port function			
J11		0	0	P20, P21,P22 selec	ted/Sck, Sout, Sin not selected			
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 sel	ected/P20, P21, SIN not selected			
J 10			0	SCK, P21, SIN selected/P20, SOUT, P22 not selected				
		1	1	SCK, SOUT, SIN selected/P20, P21,P22 not selected				

	A/D control register Q1	at		at reset : 00002		at RAM back-up : state retained	R/W TAQ1/TQ1A	
O13	Q13 A/D operation mode selection bit) con	versi	on mode			
Q13	A D operation mode selection bit	Coi	Comparator mode					
			Q11	Q10		Analog input pins		
Q12	Q12	0	0	0	AIN0			
		0	0	1	AIN1			
	Analog input pin selection bits	0	1	0	AIN2			
Q11	Analog input pin selection bits	0	1	1	AIN3			
		1	0	0	AIN4			
		1	0	1	AIN5			
Q10		1	1	0	AIN6	·		
		1	1	1	AIN7			

	A/D control register Q2		reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0	P40, P41, P42, P43	3	
Q23	pin function selection bit	1	AIN4, AIN5, AIN6, AII	N7	
Q22	P62/AIN2, P63/AIN3 pin function selection bit	0	P62, P63		
Q22	PoziAinz, PosiAins pin function selection bit	1	AIN2, AIN3		
Q21	P61/AIN1 pin function selection bit	0	P61		
QZI	P61/AIN1 pin function selection bit	1	AIN1		
Q20	P60/Albia pin function collection bit	0	P60		
Q20	P60/AIN0 pin function selection bit	1	AIN0		

	A/D control register Q3			reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Q33 Not used)	This bit has no function, but read/write is enabled.		
Q32	A/D assurantes as a section alone and action bit)	Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit	1		On-chip oscillator (f(RING))		
			Q30	Division ratio		
Q31		0	0	Frequency divided by 6		
	A/D converter operation clock division	0	1	Frequency divided by 12		
Q30	ratio selection bits	1	0	Frequency divided by 24		
		1	1	Frequency divided	by 48	

	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A			
K03	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used				
K03	control bit	1	Key-on wakeup use	ed				
K02	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used				
K02	control bit	1	Key-on wakeup use	ed				
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used				
KU1	control bit	1	Key-on wakeup use	ed				
K00	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used				
KU0	control bit	1	Key-on wakeup use	ed				
	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A			
K13	Ports P02 and P03 return condition selection	0	Return by level	·				
K13	bit	1	Return by edge					
K12	Ports P02 and P03 valid waveform/		Falling waveform/"L" level					
K12	level selection bit	1	Rising waveform/"H	l" level				
K11	Ports P01 and P00 return condition selection	0	Return by level					
KII	bit	1	Return by edge					
K1 0	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	." level				
K10	level selection bit	1	Rising waveform/"H	l" level				
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A			
K23	INT1 pin return condition selection bit	0	Return by level					
NZ3	INT I pili return condition selection bit	1	Return by edge					
K22	INT1 pin key-on wakeup contro bit	0	Key-on wakeup not	not used				
NZZ	INT I pill key-off wakeup contro bit	1	Key-on wakeup used					
K21	INT0 pin return condition selection bit	0	Return by level					
1\41	iivio piirietuiii condition selection bit	1	Return by edge					
K2 0	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used				
1120	in to pill key-oll wakeup collilo bit	1	Key-on wakeup used					

	Pull-up control register PU0	at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A		
DLIOs	P03 pin pull-up transistor	0	Pull-up transistor OFF				
PU03	control bit		Pull-up transistor O	N			
DLIOs	PU02 Pun pull-up transistor		Pull-up transistor O	FF			
PU02	control bit	1	Pull-up transistor O	N			
DUIG	P01 pin pull-up transistor	0	Pull-up transistor O	FF			
PU01	control bit	1	Pull-up transistor O	N			
DI IO-	P00 pin pull-up transistor		Pull-up transistor OFF				
PU00	control bit		Pull-up transistor ON				
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A		
DUIA	P13 pin pull-up transistor	0	Pull-up transistor O	FF			
PU13	control bit	1	Pull-up transistor ON				
DU4-	P12 pin pull-up transistor	0	Pull-up transistor O	FF			
PU12	control bit	1	Pull-up transistor ON				
DUI4.	P11 pin pull-up transistor	0	Pull-up transistor O	FF			
PU11	control bit	1	Pull-up transistor ON				
DUI4-	P10 pin pull-up transistor	0	Pull-up transistor OFF				
PU10	PU10 control bit		Pull-up transistor ON				

Por	Port output structure control register FR0		reset : 00002	at RAM back-up : state retained	W TFR0A		
ED00	Ports P12, P13 output structure selection		N-channel open-drain output				
FR03	bit	1	CMOS output				
FR02	Ports P10, P11 output structure selection		N-channel open-drain output				
FR02	bit	1	CMOS output				
ED0.	Ports P02, P03 output structure selection	0	N-channel open-drain output				
FR01	bit	1	CMOS output				
ED00	Ports P00, P01 output structure selection	0	N-channel open-drain output				
FR00	bit	1	CMOS output				

Por	Port output structure control register FR1		reset : 00002	at RAM back-up : state retained	W TFR1A		
FR13	504- 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5		N-channel open-dra	ain output			
FKI3	Port D3 output structure selection bit	1	CMOS output	CMOS output			
ED4e	Port D2 output structure selection bit	0	N-channel open-drain output				
FR12		1	CMOS output				
ED4.	Bart Barata da tractica a la disa di la	0	N-channel open-drain output				
FR11	Port D1 output structure selection bit	1	CMOS output				
FR10	Port Do output structure selection bit	0	N-channel open-drain output				
FK10		1	CMOS output				

Por	Port output structure control register FR2		reset : 00002	at RAM back-up : state retained	W TFR2A		
FR23	EDO D (OVER)		N-channel open-dra	ain output			
FR23	Port D7/CNTR1 output structure selection bit	1	CMOS output	CMOS output			
FR22	Port D6/CNTR0 output structure selection bit	0	N-channel open-drain output				
FR22		1	CMOS output				
ED0.	Don't De control de trocatione de la calculatione de la	0	N-channel open-drain output				
FR21	Port D5 output structure selection bit	1	CMOS output				
ED0s	Port D4 output structure selection bit	0	N-channel open-drain output				
FR20		1	CMOS output				

Por	Port output structure control register FR3		reset : 00002	at RAM back-up : state retained	W TFR3A		
FR33	EDO- Dest DE- extent at material action by		N-channel open-dra	ain output			
FR33	Port P53 output structure selection bit	1	CMOS output	CMOS output			
ED20	Port P52 output structure selection bit	0	N-channel open-drain output				
FR32		1	CMOS output				
ED2.	Boot D5.	0	N-channel open-drain output				
FR31	Port P51 output structure selection bit	1	CMOS output				
ED20	Port P50 output structure selection bit	0	N-channel open-drain output				
FR30		1	CMOS output				

4519 Group INSTRUCTIONS

INSTRUCTIONS

The 4519 Group has the 153 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	T3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
11	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
12	Interrupt control register I2 (4 bits)	T3F	Timer 3 interrupt request flag
MR	Clock control register MR (4 bits)	T4F	Timer 4 interrupt request flag
RG	Clock control register RG (1 bit)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	EXF1	External 1 interrupt request flag
W4	Timer control register W4 (4 bits)	P	Power down flag
W5	Timer control register W4 (4 bits) Timer control register W5 (4 bits)	ADF	A/D conversion completion flag
W6	Timer control register W6 (4 bits)	SIOF	
J1	Serial I/O control register J1 (4 bits)	3101	Serial I/O transmit/receive completion flag
Q1	A/D control register Q1 (4 bits)	D	Port D (8 bits)
	A/D control register Q1 (4 bits) A/D control register Q2 (4 bits)	P0	Port P0 (4 bits)
Q2 Q3	A/D control register Q2 (4 bits) A/D control register Q3 (4 bits)	P1	Port P1 (4 bits)
PU0		P2	Port P2 (3 bits)
PU1	Pull-up control register PU0 (4 bits)	P3	
	Pull-up control register PU1 (4 bits) Port output format control register FR0 (4 bits)	P4	Port P3 (4 bits)
FR0	, ,	P5	Port P4 (4 bits)
FR1	Port output format control register FR1 (4 bits) Port output format control register FR2 (4 bits)		Port P5 (4 bits)
FR2		P6	Port P6 (4 bits)
FR3	Port output format control register FR3 (4 bits)	1	Lloyada cimal yariahla
K0	Key-on wakeup control register K0 (4 bits)	X	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	У	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	Z	Hexadecimal variable
X	Register X (4 bits)	p	Hexadecimal variable
Y	Register Y (4 bits)	n	Hexadecimal constant
Z	Register Z (2 bits)	1!	Hexadecimal constant
DP	Data pointer (10 bits)], , , ,	Hexadecimal constant
	(It consists of registers X, Y, and Z)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)		(same for others)
РСн	High-order 7 bits of program counter		Direction of data managers
PCL	Low-order 7 bits of program counter	←	Direction of data movement
SK	Stack register (14 bits X 8)	\leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
RPS	Prescaler reload register (8 bits)		Negate, Flag unchanged after executing instruction
R1	Timer 1 reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R2	Timer 2 reload register (8 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R4L	Timer 4 reload register (8 bits)		in page p5 p4 p3 p2 p1 p0
R4H	Timer 4 reload register (8 bits)	C + x	Hex. C + Hex. number x
		×	

Note: Some instructions of the 4519 Group has the skip function to unexecute the next described instruction. The 4519 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAB	(A) ← (B)	110, 130		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	129, 130
				ler		$(X) \leftarrow (X)EXOR(j)$	
	TBA	(B) ← (A)	119, 130	gus		j = 0 to 15	
				RAM to register transfer		(Y) ← (Y) + 1	
	TAY	$(A) \leftarrow (Y)$	119, 130	gist			
) Š	TMA j	$(M(DP)) \leftarrow (A)$	122, 130
	TYA	$(Y) \leftarrow (A)$	128, 130	₹		$(X) \leftarrow (X)EXOR(j)$	
				RA		j = 0 to 15	
	TEAB	(E7–E4) ← (B)	120, 130				
Register to register transfer		(E3–E0) ← (A)			LA n	(A) ← n	98, 132
ran		(5) (5 5)	444 420			n = 0 to 15	
er t	TABE	(B) ← (E7–E4)	111, 130				
gist		(A) ← (E3–E0)			TABP p	(SP) ← (SP) + 1	111, 132
ē	TD 4	(00 00) (4 4)	119, 130			$(SK(SP)) \leftarrow (PC)$	
er to	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	119, 130			(PCH) ← p	
jiste	T. D.	(4 4) (55 55)	112 120			$(PCL) \leftarrow (DR2-DR0, A3-A0)$	
Rec	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	112, 130			(DR2) ← 0	
		(A3) ← 0				$(DR1, DR0) \leftarrow (ROM(PC))9, 8$	
	T . 7	(04, 00) (74, 70)	119, 130			$(B) \leftarrow (ROM(PC))7-4$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$	113, 130			$(A) \leftarrow (ROM(PC))_{3-0}$	
		$(A3, A2) \leftarrow 0$				$(PC) \leftarrow (SK(SP))$	
	TAV	(A) ((V)	118, 130			(SP) ← (SP) – 1	
	TAX	$(A) \leftarrow (X)$	110, 100			(4) (4) (44(DD))	04 400
	TASP	(A2–A0) ← (SP2–SP0)	116, 130		AM	$(A) \leftarrow (A) + (M(DP))$	91, 132
	IASP	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	110, 100		4440	(4) (4) (44(DD)) (6)()	04 400
		(A3) ← 0		L C	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	91, 132
	LXY x, y	$(X) \leftarrow x x = 0 \text{ to } 15$	98, 130	Arithmetic operation		(CY) ← Carry	
	LX I X, y	$(X) \leftarrow XX = 0 \text{ to } 13$ $(Y) \leftarrow y y = 0 \text{ to } 15$		bec	\ <u></u>	(4) ((4)) 5	04 422
es		(1) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		ţi	A n	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$	91, 132
RAM addresses	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	98, 130	l me		11 = 0 to 15	
ddr				j	AND	(A) ((A) AND (M(DD))	02 122
ă Z	INY	(Y) ← (Y) + 1	98, 130		AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	92, 132
RA		(1) (1) 1			OR	$(A) \leftarrow (A) OR (M(DP))$	101, 132
	DEY	$(Y) \leftarrow (Y) - 1$	95, 130		OK	$(A) \leftarrow (A) \cup (M(DF))$	101, 132
		(1) \ (1)			SC	(CY) ← 1	103, 132
	ТАМ ј	$(A) \leftarrow (M(DP))$	114, 130		30	(01) ← 1	103, 132
	'' '' '	$(X) \leftarrow (X) \in X$			RC	(CY) ← 0	102, 132
		j = 0 to 15				(01) = 0	102, 102
sfer		,			SZC	(CY) = 0 ?	108, 132
ran	XAM j	$(A) \leftarrow \rightarrow (M(DP))$	128, 130		020	(01) = 0 :	100, 102
er t	,	$(X) \leftarrow (X)EXOR(j)$			СМА	$(A) \leftarrow (\overline{A})$	94, 132
gist		j = 0 to 15					, .52
e c		•			RAR	\rightarrow CY \rightarrow A3A2A1A0 \rightarrow	101, 132
RAM to register transfer	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$	128, 130		" " "		,
Υ <u>A</u>	,	$(X) \leftarrow (X)EXOR(j)$					
		j = 0 to 15					
		(Y) ← (Y) − 1					

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8. **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

j	$(Mj(DP)) \leftarrow 1$ j = 0 to 3 $(Mj(DP)) \leftarrow 0$ j = 0 to 3 (Mj(DP)) = 0 ? j = 0 to 3	103, 132 101, 132		DI EI	$(INTE) \leftarrow 0$ $(INTE) \leftarrow 1$	95, 136 95, 136
j	j = 0 to 3 (Mj(DP)) = 0 ?			EI	(INTE) ← 1	95, 136
		107, 132		SNZ0	V10 = 0: (EXF0) = 1 ?	104, 136
М		107, 102			After skipping, (EXF0) \leftarrow 0 V10 = 1: NOP	
	(A) = (M(DP)) ?	104, 132		SNZ1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) \leftarrow 0 V11 = 1: NOP	104, 136
	(A) = n? n = 0 to 15	104, 132		SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?	105, 136
	(PCL) ← a6–a0 (PCH) ← p	92, 134 92, 134	Interrupt operation	SNZI1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?	105, 136
	(PCL) ← a6-a0 (PCH) ← p	92, 134	Interrupt	TAV1	(A) ← (V1)	116, 136
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$			TV1A	(V1) ← (A)	126, 136
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	93, 134		TAV2	(A) ← (V2)	117, 136
	(PCH) ← 2 (PCL) ← a6–a0			TV2A	$(V2) \leftarrow (A)$	126, 136
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$	93, 134		TAI1	$(A) \leftarrow (I1)$ $(I1) \leftarrow (A)$	113, 136 121, 136
	(PCL) ← a6–a0			TAI2	(A) ← (I2)	113, 136
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	93, 134		TI2A	(I2) ← (A)	121, 136
	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$			TPAA	(PA₀) ← (A₀)	123, 136
	$(PC) \leftarrow (SK(SP))$	102, 134		TAW1	(A) ← (W1)	117, 136
	(SP) ← (SP) – 1		L C	TW1A	(W1) ← (A)	126, 136
		102, 134	operatic		(A) ← (W2)	117, 136
		103, 134	Timer	TAW3		126, 136 117, 136
	V- / : V - /			TW3A	(W3) ← (A)	127, 136
		$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$ 103, 134	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$ $103, 134$	$(SP) \leftarrow (SP) - 1$	$(SP) \leftarrow (SP) - 1$ $(A) \leftarrow (W3)$

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAW4	(A) ← (W4)	118, 136		Т4НАВ	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)	109, 138
	TW4A	(W4) ← (A)	127, 136		TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	125, 138
	TAW5	(A) ← (W5)	118, 138				
	TW5A	(W5) ← (A)	127, 138		TR3AB	$(R37-R34) \leftarrow (B) (R33-R30) \leftarrow (A)$	125, 138
	TAW6	(A) ← (W6)	118, 138		T4R4L	(T47–T44) ← (R4L7–R4L4)	109, 140
	TW6A	(W6) ← (A)	127, 138	uo	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0	106, 140
				Timer operation		V12 = 1: NOP	
1	TABPS	$(B) \leftarrow (TPS7-TPS4)$	112, 138	0 2			
		(A) ← (TPS3–TPS0)		Time	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0	106, 140
	TPSAB	(RPS7–RPS4) ← (B)	123, 138			V13 = 1: NOP	
		$(TPS7-TPS4) \leftarrow (B)$					
		$(RPS3-RPS0) \leftarrow (A)$			SNZT3	V20 = 0: (T3F) = 1 ?	106, 140
		(TPS3−TPS0) ← (A)				After skipping, (T3F) ← 0 V20 = 1: NOP	
	TAB1	(B) ← (T17–T14)	110, 138				
		(A) ← (T13–T10)			SNZT4	V21 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0	107, 140
u	T1AB	 (R17–R14) ← (B)	108, 138			V21 = 1: NOP	
atio	ITAB	$(T17-T14) \leftarrow (B)$	100, 100				
per		(R13–R10) ← (A)			IAP0	(A) ← (P0)	96, 140
Timer operation		(T13–T10) ← (A)			0004	(50)	00 440
Ţ	TAB2	(B) ← (T27–T24)	110, 138		OP0A	(P0) ← (A)	99, 140
	IADZ	$(A) \leftarrow (T23-T24)$ $(A) \leftarrow (T23-T20)$	110, 130		IAP1	(A) ← (P1)	96, 140
	T2AB	(R27–R24) ← (B)	108, 138		OP1A	(P1) ← (A)	99, 140
		$(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$			IAP2	$(A_2-A_0) \leftarrow (P_{22}-P_{20}) (A_3) \leftarrow 0$	96, 140
		$(T23-\mathsf{T20}) \leftarrow (A)$ $(T23-\mathsf{T20}) \leftarrow (A)$		ے	OP2A		99, 140
İ	TAB3	(B) ← (T37–T34)	110, 138	ratio	UP2A	(P22−P20) ← (A2−A0)	99, 140
	IADS	$(A) \leftarrow (T37-T34)$ $(A) \leftarrow (T33-T30)$	110, 130	Input/Output operation	IAP3	(A) ← (P3)	97, 140
	T3AB	(R37–R34) ← (B)	109, 138	Outpi	ОРЗА	(P3) ← (A)	100, 140
		(T37−T34) ← (B)		put	14.54	(A) (D4)	07.440
		(R33–R30) ← (A)		=	IAP4	(A) ← (P4)	97, 140
		(T33–T30) ← (A)			OP4A	(P4) ← (A)	100, 140
	TAB4	(B) ← (T47–T44)	111, 138		IADE	(A) ((D5)	07 140
		(A) ← (T43–T40)			IAP5	(A) ← (P5)	97, 140
	T4AB	(R4L7–R4L4) ← (B)	109, 138		OP5A	(P5) ← (A)	100, 140
		(T47−T44) ← (B)			IAP6	(A) ← (P6)	97, 140
		$(R4L3-R4L0) \leftarrow (A)$				(,) (,)	07, 140
		$(T43-T40) \leftarrow (A)$			OP6A	(P6) ← (A)	100, 140

INDEX LIST OF INSTRUCTION FUNCTION (continued)

	K LIST O	F INSTRUCTION FUNCT	ION (cor	<u>ntın</u>				
Group- ing	Mnemonic	Function	Page		Group- ing	Mnemonic	Function	Page
	CLD	(D) ← 1	93, 140			TABSI	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$	112, 142
	RD	$ (D(Y)) \leftarrow 0 $ $ (Y) = 0 \text{ to } 7 $	102, 140			TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$	125, 142
	SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7	103, 140		peration	SST	(SIOF) ← 0 Serial I/O starting	107, 142
	SZD	(D(Y)) = 0 ? (Y) = 0 to 7	108, 140		Serial I/O operation	SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) \leftarrow 0 V23=1: NOP	106, 142
	TAPU0	(A) ← (PU0)	115, 140			TAJ1	(A) ← (J1)	113, 142
	TPU0A	(PU0) ← (A)	123, 140			TJ1A	(J1) ← (A)	121, 142
	TAPU1	(A) ← (PU1)	115, 140			TABAD	In A/D conversion mode , (B) \leftarrow (AD9–AD6)	111, 144
ion	TPU1A	(PU1) ← (A)	124, 140				(A) ← (AD5–AD2) In comparator mode,	
Input/Output operation	TAK0	(A) ← (K0)	113, 142				$(B) \leftarrow (AD7-AD4)$ $(A) \leftarrow (AD3-AD0)$	
/Output	TK0A	(K0) ← (A)	122, 142			TALA	(A3, A2) ← (AD1, AD0)	114, 144
Input	TAK1	(A) ← (K1)	114, 142				$(A_1, A_0) \leftarrow 0$	
	TK1A	(K1) ← (A)	122, 142			TADAB	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	112, 144
	TAK2	(A) ← (K2)	114, 142			ADST	(ADF) ← 0	91, 144
	TK2A	(K2) ← (A)	122, 142		ration		A/D conversion starting	
	TFR0A	(FR0) ← (A)	120, 142		A/D operation	SNZAD	V21 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0	105, 144
	TFR1A	(FR1) ← (A)	120, 142		∢		V21=1: NOP	
	TFR2A	(FR2) ← (A)	120, 142			TAQ1	(A) ← (Q1)	115, 144
	TFR3A	(FR3) ← (A)	121, 142			TQ1A	(Q1) ← (A)	124, 144
	СМСК	Ceramic resonator selected	94, 142			TAQ2	(A) ← (Q2)	116, 144
	CRCK	RC oscillator selected	94, 142			TQ2A	(Q2) ← (A)	124, 144
eration	СҮСК	Quartz-crystal oscillator selected	94, 142			TAQ3	(A) ← (Q3)	116, 144
Clock operation	TRGA	$(RG_0) \leftarrow (A_0)$	125, 142			TQ3A	(Q3) ← (A)	124, 144
ŏ 	TAMR	$(A) \leftarrow (MR)$	110, 142					
	TMRA	$(MR) \leftarrow (A)$	123, 142					

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page
	NOP	(PC) ← (PC) + 1	99, 144
	POF	Transition to RAM back-up mode	101, 144
	EPOF	POF instruction valid	96, 144
eration	SNZP	(P) = 1 ?	105, 144
Other operation	DWDT	Stop of watchdog timer function enabled	95, 144
	WRST	(WDF1) = 1 ? After skipping, (WDF1) \leftarrow 0	128, 144
	SRST	System reset occurrence	107, 144

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

Instruction	n and accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	riag C1	Skip Condition	
	0 0 0 1 1 0 n n n n n ₂ 0 6 n ₁₆	1	1	-	Overflow = 0	
Operation:	$(A) \leftarrow (A) + n$	Grouping:	Arithmetic	operation		
	n = 0 to 15	Description: Adds the value n in the immediate fie register A, and stores a result in register. The contents of carry flag CY remains unchar Skips the next instruction when there is overflow as the result of operation. Executes the next instruction when the overflow as the result of operation.			s a result in register A. g CY remains unchanged ction when there is no t of operation. struction when there is	
ADST (A/E	Conversion STart)					
Instruction code	D9 D0 1 0 1 0 0 1 1 1 1 1 1 2 2 9 F 16	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 1 0 0 1 1 1 1 1 1 2 2 3 1 16	1	1	_	_	
Operation:	$(ADF) \leftarrow 0$	Grouping:	A/D conve	rsion opera	ation	
	Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting (Q13: bit 3 of A/D control register Q1)					
	ccumulator and Memory)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 0 1 0 1 0 1 0 1	1	1	_	_	
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation		
		Description	Stores the	result in re	f M(DP) to register A egister A. The content iins unchanged.	
AMC (Add	accumulator, Memory and Carry)	I				
Instruction	D9 D0 0 0 0 0 1 0 1 1 0 0 B	Number of words	Number of cycles	Flag CY	Skip condition	
Instruction code	- 0 0 0 0 0 0 0 1 0 1 1			0/1	_	
	0 0 0 0 0 0 1 0 1 1 2 0 0 B ₁₆	1	1	0/1		

AND (Leafe	al AND but a series as later and assess a				
	al AND between accumulator and memory)	I		T=: 0\(\)	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:	Arithmetic	operation	
		Description: Takes the AND operation between the contents of register A and the contents M(DP), and stores the result in register A			
B a (Branc	h to address a)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 +a a a6 a5 a4 a3 a2 a1 a0 2 1 +a a a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a2 a1 a0 2 a1 a6 a5 a4 a3 a5 a5 a5 a5 a5 a5 a5	1	1	_	_
Operation:	(PCL) ← a6 to a0	Grouping:	Branch op	eration	ı
					: Branches to address
			a in the ide		
		Note:	Specify the	e branch a	ddress within the page
			including tl	his instruct	tion.
BL p, a (B	ranch Long to address a in page p)	Number of	Number of	Flog CV	Skip condition
	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 1 1 1 94 93 92 91 90 2 0 + p 9 16	2	2	_	_
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a a a6				
Om a matia m :	(DC))	Grouping: Branch operation			
Operation:	(PCH) ← p (PCL) ← a6 to a0	Description: Branch out of a page: Branches to address a in page p.			
	(1 OL) — at to at	Note: p is 0 to 47 for M34519M6 and p is 0 to 63			
			for M34519		·
PI A n /Pr	anch Long to address (D) + (A) in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 1	words	cycles	Tiag CT	OKIP CONGILION
	1 0 25 24 0 0 20 20 24 20 0 2	2	2	_	_
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p ₁₆	Grouping:	Branch op	eration	
Operation:	$(PCH) \leftarrow p$	Description			: Branches to address
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				2 A1 A0)2 specified by
		Nat-	registers D		• .
		Note:	p is 0 to 47 for M34519		519M6 and p is 0 to 63
			101 1013451	JIVIO⊏Ŏ.	

	nch and Mark to address a in page 2)	1 :	T :	1		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 2 1 a a a 16	1	1	_	_	
	(00) (00) (Craumina	Cubrouting	aall an ara	ation.	
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping: Description	Subroutine		in page 2 : Calls the	
	$(SK(SP)) \leftarrow (PC)$	Description			s a in page 2.	
	(PCH) ← 2 (PCL) ← a6–a0	Note:			ng from page 2 to an	
	(FOL) ← a0-a0	Note:			be called with the BM	
					arts on page 2.	
					the stack because the	
			maximum level of subroutine nesting is 8.			
BML p. a (Branch and Mark Long to address a in page p)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p 16	words	cycles		,	
	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 +p p 16	2	2	_	_	
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p +a a 16					
	2 10	Grouping: Subroutine call operation				
Operation:	(SP) ← (SP) + 1	Description			Calls the subroutine a	
	$(SK(SP)) \leftarrow (PC)$		address a			
	(PCH) ← p	Note:	p is 0 to 4.		619M6 and p is 0 to 63	
	(PCL) ← a6–a0				the stack because the	
					routine nesting is 8.	
			maximami	CVCI OI GUD	routine ricotting to c.	
RMI A n /F	Branch and Mark Long to address (D) + (A) in page) 				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
				•		
code	0 0 0 0 1 1 0 0 0 0 0 3 0	words	cycles			
code	0 0 0 0 1 1 0 0 0 0 2 0 3 0	words 2	cycles 2	_	_	
code	1 0 0 0 0 0 0 0 0 0 0 0 0	2	2	_	-	
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 16	2 Grouping:	2 Subroutine			
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping:	2 Subroutine 1: Call the su	broutine :	Calls the subroutine at	
Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping:	2 Subroutine 1: Call the su address (D	broutine : R2 DR1 D	Calls the subroutine at Ro A3 A2 A1 A0)2 speci-	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description	Subroutine Call the su address (D fied by reg	broutine : PR2 DR1 D isters D ar	Calls the subroutine at Ro A3 A2 A1 A0)2 speci- nd A in page p.	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4	broutine : R2 DR1 D isters D ar 7 for M345	Calls the subroutine at Ro A3 A2 A1 A0)2 speci- nd A in page p.	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description	Subroutine Call the su address (D fied by reg p is 0 to 4' for M34519	broutine : PR2 DR1 D isters D ar 7 for M345 PM8E8.	Calls the subroutine at Ro A3 A2 A1 A0)2 speci- nd A in page p. 19M6 and p is 0 to 63	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description	Subroutine Call the su address (D fied by reg p is 0 to 4 for M34519 Be careful	broutine: PR2 DR1 D isters D ar for M345 PM8E8. not to over	Calls the subroutine at Ro A3 A2 A1 A0)2 speci- nd A in page p.	
Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description	Subroutine Call the su address (D fied by reg p is 0 to 4 for M34519 Be careful	broutine: PR2 DR1 D isters D ar for M345 PM8E8. not to over	Calls the subroutine at R0 A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description	Subroutine Call the su address (D fied by reg p is 0 to 4 for M34519 Be careful	broutine: PR2 DR1 D isters D ar for M345 PM8E8. not to over	Calls the subroutine at Ro A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 at the stack because the routine nesting is 8.	
Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note:	Subroutine Call the su address (D fied by reg p is 0 to 47 for M34519 Be careful maximum I	broutine: PR2 DR1 D isters D ar for M345 PM8E8. not to over	Calls the subroutine at R0 A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note:	Subroutine Call the su address (D fied by reg p is 0 to 4 for M34519 Be careful maximum I	broutine: PR2 DR1 D isters D ar for M345 PM8E8. not to over	Calls the subroutine at R0 A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the routine nesting is 8.	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles	broutine : PR2 DR1 D isters D ar for M345 PM8E8. not to over evel of sub	Calls the subroutine at Ro A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the routine nesting is 8. Skip condition	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles 1 Input/Outp	broutine : PR2 DR1 D isters D ar for M345 9M8E8. not to over evel of sub Flag CY ut operation	Calls the subroutine at Ro A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the routine nesting is 8. Skip condition	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles	broutine : PR2 DR1 D isters D ar for M345 9M8E8. not to over evel of sub Flag CY ut operation	Calls the subroutine at Ro A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the proutine nesting is 8. Skip condition	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles 1 Input/Outp	broutine : PR2 DR1 D isters D ar for M345 9M8E8. not to over evel of sub Flag CY ut operation	Calls the subroutine a R0 A3 A2 A1 A0)2 speci- nd A in page p. s19M6 and p is 0 to 63 r the stack because the routine nesting is 8. Skip condition	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles 1 Input/Outp	broutine : PR2 DR1 D isters D ar for M345 9M8E8. not to over evel of sub Flag CY ut operation	Calls the subroutine a R0 A3 A2 A1 A0)2 speci nd A in page p. s19M6 and p is 0 to 63 r the stack because the routine nesting is 8. Skip condition	
Operation: CLD (CLea	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles 1 Input/Outp	broutine : PR2 DR1 D isters D ar for M345 9M8E8. not to over evel of sub Flag CY ut operation	Calls the subroutine at Ro A3 A2 A1 A0)2 specind A in page p. 19M6 and p is 0 to 63 or the stack because the proutine nesting is 8. Skip condition	
Operation: CLD (CLea Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 Grouping: Description Note: Number of words 1 Grouping:	Subroutine Call the su address (E fied by reg p is 0 to 4 for M34519 Be careful maximum I Number of cycles 1 Input/Outp	broutine : PR2 DR1 D isters D ar for M345 9M8E8. not to over evel of sub Flag CY ut operation	Calls the subroutine a R0 A3 A2 A1 A0)2 speci nd A in page p. s19M6 and p is 0 to 63 r the stack because the routine nesting is 8. Skip condition	

CMA (Col)	Iplement of Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	9	
	0 0 0 0 1 1 1 0 0 2 0 1 6 16	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
•				one's co	mplement for register er A.
CMCK (Cld	ock select: ceraMic oscillation ClocK)				
Instruction	D9 D0 1 0 0 1 1 0 0 1 0 2 9 A 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	Ceramic oscillation circuit selected	Grouping:	Clock cont	rol operation	on
		Description	: Selects th main clock		oscillation circuit for
CRCK (Cla	ock select: Rc oscillation ClocK)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 1 2 9 B	words	cycles	l lag 01	Omp condition
	16	1	1	_	_
Operation:	RC oscillation circuit selected	Grouping: Clock control operation			
		Description	: Selects the clock f(XIN		llation circuit for main
CYCK (Clo	ock select: crYstal oscillation ClocK)				
Instruction	D9 D0 1 0 0 1 1 1 0 1 2 9 D 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	Quartz-crystal oscillation circuit selected	Grouping:	Clock cont	rol operation	on
		Description	: Selects the for main cle		rystal oscillation circuit
			ioi main oi	ook (Aliv).	

DEY (DEci	rement register Y)				
Instruction	D9 D0 0 0 0 1 0 1 1 1 2 0 1 7 46	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	1	1	_	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping: Description	As a resu tents of reg is skipped	1 from the It of subtr gister Y is . When the	e contents of register Y action, when the con 15, the next instruction e contents of register Y struction is executed.
DI (Disable	Interrupt)	<u> </u>			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(INTE) ← 0	Grouping: Description Note:	disables th Interrupt is	to interrup le interrupt disabled	t enable flag INTE, and
	sable WatchDog Timer)		· · · · ·	T =	
Instruction code	D9 D0 1 0 0 1 1 1 0 0 2 2 9 C 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	Stop of watchdog timer function enabled	Grouping: Other operation Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.			
El (Enable	Interrupt)				
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 5	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(INTE) ← 1	Grouping: Description Note:	enables the Interrupt is	interrupt e interrupt s enabled	enable flag INTE, and

EPOF (Ena	able PC	F ins	struct	ion)													
Instruction	D9			,				D ₀						Number of	Number of	Flag CY	Skip condition
code	0 0	0	1 (1	1	0	1	1	2	0	5	В	16	words	cycles		
								-	12				110	1	1	_	_
Operation:	POF in	struct	ion val	id										Grouping:	Other oper	ation	
														Description	: Makes the	immediate	after POF instruction
															valid by ox	ooding inc	EPOF instruction.
IAP0 (Inpu	t Accun	nulat	or fro	m po	ort I	P0)											
Instruction code	D9		1 /				0	D ₀		2	6	0]	Number of words	Number of cycles	Flag CY	Skip condition
	[,] 0		'				1 0]2				16	1	1	_	-
Operation:	(A) ←	(P0)												Grouping:	Input/Outp	ut operatio	n
•	, ,	` '															port P0 to register A.
IAP1 (Inpu Instruction code	t Accur D9		or fro				0	D ₀]2	2	6	1]16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(A) ←	(P1)												Grouping:	Input/Outp		n port P1 to register A.
IAD2 (logue	t A coun	a. Jat	or fro		ort I	72\											
IAP2 (Inpu	D9	ilulat	01 110	пр	OILI	-2)		D ₀						Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 /	0	0	0	1	0]	2	6	2]	words	cycles		Chap containen
	1 0	10	'	10		10	<u> </u>		2				16	1	1	_	_
Operation:	(A2-A0) ← (l	P22-P	20)										Grouping:	Input/Outp	ut operatio	n
	(A3) ←	0												Description	: Transfers	the input of	port P2 to register A.

IAP3 (Inpu	t Accumulator from port P3)				
Instruction code	D9 D0 1 1 0 0 0 1 1 0 2 6 3 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A) ← (P3)	Grouping:	Input/Outp	ut operation	า
		Description	: Transfers t	the input of	port P3 to register A
IAP4 (Inpu	t Accumulator from port P4)				
Instruction code	D9 D0 1 0 0 1 1 0 0 1 0 0 2 2 6 4 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(A) ← (P4)	Grouping:		ut operation	n port P4 to register A
	t Accumulator from port P5)	T		I =	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 0 0 1 0 1 2 2 6 5	1	1	-	-
Operation:	(A) ← (P5)	Grouping:	Input/Outp	ut operation	า
		Description	: Transfers t	the input of	port P5 to register A
IAP6 (Inpu	t Accumulator from port P6)				
Instruction code	D9 D0 1 1 0 0 1 1 0 2 2 6 6 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A) ← (P6)	Grouping:	Input/Outp	ut operation	n
		Description	: Transfers t	the input of	port P6 to register A

INY (INcrer	ment register Y)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 0 1 1 2 0 1 3 16	1	1	_	(Y) = 0
Operation:		Grouping: Description:	sult of ad register Y skipped. W	he content dition, whi is 0, the then the co	s of register Y. As a re- hen the contents of e next instruction is ontents of register Y is ction is executed.
LA n (Load	n in Accumulator)				
Instruction	D9 D0 0 7 p	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	Continuous description
Operation:	(A) ← n	Grouping:	Arithmetic of	operation	
		Description:	register A. When the L coded and struction	_A instruct executed is execu	the immediate field to ions are continuously , only the first LA in- ited and other LA d continuously are
	Load register X and Y with x and y)	Nicoshanat	Ni	FI 0)/	Olda an allifor
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16	1	1	-	Continuous description
Operation:	$(X) \leftarrow x \ x = 0 \text{ to } 15$	Grouping:	RAM addre	esses	
	(Y) ← y y = 0 to 15	Description	register X, field to reg tions are conly the fi	and the vagister Y. Wontinuouslerst LXY instru	the immediate field to alue y in the immediate When the LXY instruc- y coded and executed, astruction is executed actions coded continu-
LZ z (Load	register Z with z)				
Instruction code	D9 D0 0 0 1 0 0 1 0 21 20 0 4 8 40	Number of words	Number of cycles	Flag CY	Skip condition
	[0	1	1	_	_
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping: Description	RAM addre		the immediate field to

	`				
NOP (No C	<i>,</i>		T	1	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 0 0 0 0 0 0 16	1	1	-	-
Operation:	(PC) ← (PC) + 1	Grouping:	Other oper	ation	
					1 to program counter
					nain unchanged.
OP0A (Out	tput port P0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 0 0 2 2 2 0 16	words	cycles		
		1	1	_	
Operation:	$(P0) \leftarrow (A)$	Grouping:	Input/Output	ut operatio	n
		Description	: Outputs th P0.	e content	s of register A to port
OP1A (Out Instruction code	tput port P1 from Accumulator) D9 D0 1 0 0 0 1 0 0 0 0 1 2 2 2 1 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	$(P1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Outputs th P1.	e content	s of register A to port
OP2A (Out	tput port P2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
-	1 0 0 0 1 0 0 0 1 0 0 1 0 2 2 2 2 16	1	1	-	_
Operation:	(P2) ← (A)	Grouping: Description	Input/Outputs th P2.		n s of register A to port

tput port P3 from Accumulator)				
D9 D0	Number of	Number of	Flag CY	Skip condition
1 0 0 0 1 0 0 1 1 1 2 2 2 3 16	words 1	cycles 1	_	_
$(P3) \leftarrow (A)$				
	Description	: Outputs the P3.	e contents	s of register A to por
tout port P4 from Accumulator)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	-	_
(P4) ← (A)	Grouping:	Input/Outp	ut operatio	n
(1-7) \ (1-7)				
tput port P5 from Accumulator) D9 D0 1 0 0 0 1 0 0 1 0 1 2 2 2 5 16	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	_	_
$(P5) \leftarrow (A)$	Grouping:	Input/Outp	ut operation	า
	Description	: Outputs th	e contents	s of register A to por
	Ni. washa was	Ni	Flar CV	Oldin annulisian
	words	cycles	Flag CY	Skip condition
	1	1	-	-
(P6) ← (A)	Grouping: Description			n s of register A to por
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D9	D9	Do

					
	OR between accumulator and memory)	I	I	I	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 0 0 1 2	1	1	_	_
Operation:	$(A) \leftarrow (A) OR (M(DP))$	Grouping:	Arithmetic	peration	
•					tion between the con-
					and the contents of e result in register A.
POF (Powe	er OFf)				
Instruction	D9 D0 0 0 0 0 0 0 1 0 0 0 2 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	Transition to RAM back-up mode	Grouping:	Other oper	ation	
			: Puts the s	ystem in F	RAM back-up state by
			•		nstruction after execut-
		Nata	ing the EP		
		Note:			n is not executed before ction, this instruction is
			_		instruction.
			oquivaloni		moti dottorii.
RAR (Rota	ate Accumulator Right)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 1 ₂ 0 1 D ₁₆	words 1	cycles 1	0/1	_
Operation:	→[CY]→[A3A2A1A0] ₁	Grouping:	Arithmetic	operation	
Operation.	7017AJAZATAU				ontents of register A in-
					of carry flag CY to the
RB j (Rese	et Bit)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	2 + 116	1	1	_	1
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operati	on	
	j = 0 to 3		: Clears (0)	the conter	nts of bit j (bit specified le immediate field) of

	·	•			
RC (Reset	Carry flag)				
Instruction code	D9 D0 0 0 0 0 1 1 0 0 0 6 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	0	_
Operation:	(CY) ← 0	Grouping:	Arithmetic	operation	
•			: Clears (0)		g CY.
RD (Reset	port D specified by register Y)				
Instruction	D9 D0 0 0 0 0 0 1 0 1 0 0 0 1 4 4	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut operatio	n
	However, $(Y) = 0$ to 7				port D specified by reg-
RT (ReTurn Instruction code	n from subroutine) D9	Number of words	Number of cycles	Flag CY	Skip condition
			_		
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope		
	(SP) ← (SP) – 1	Description	: Returns f called the		outine to the routine
RTI (ReTu	rn from Interrupt)				
Instruction code	D9 D0 0 0 0 1 0 0 0 1 1 0 0 0 4 6	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 1 0 2 0 4 0 16	1	1	_	_
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description	main routir Returns ea carry flag, the continu struction,	rom interru ne. nch value o skip status nous descri	upt service routine to f data pointer (X, Y, Z), i, NOP mode status by ption of the LA/LXY in- and register B to the

DTC (DoT	urn from authrousing and Clain)				
Instruction	Irn from subroutine and Skip) D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Flag C1	Skip condition
	0 0 0 1 0 0 1 0 0 1 0 1 0 1 2	1	2	-	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	ration	
	(SP) ← (SP) – 1	Description		subroutine	outine to the routine, and skips the next inon.
SB j (Set B	Bit)				
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	-	_
Operation:	(Mj(DP)) ← 1	Grouping:	Bit operation	on	
	j = 0 to 3	Description	: Sets (1) the	e contents	of bit j (bit specified by
					ediate field) of M(DP).
SC (Set Ca	arry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Ů	,
	16	1	1	1	_
Operation:	(CY) ← 1	Grouping:	Arithmetic	operation	
			: Sets (1) to		CY.
SD (Set no	ort D specified by register Y)				
		Number of	Number of	Flac CV	Ckin gondition
Instruction code	D9 D0 0 0 0 1 0 1 0 1 ₂ 0 1 5 ₁₆	words	cycles	Flag CY	Skip condition
	10	1	1	_	_
Operation:	(D(Y)) ← 1	Grouping:	Input/Outp	ut operation	n
	(Y) = 0 to 7				rt D specified by regis-

SEA n (Ski	p Equal, Accumulator with immediate data n)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 1 0 2 5	words	cycles		
		2	2	_	(A) = n
	0 0 0 1 1 1 n n n n ₂ 0 7 n ₁₆	Grouping:	Compariso	n operatio	n
Operation:	(A) = n?				uction when the con-
орегинон:	n = 0 to 15		tents of requirements of requi	gister A is iate field. he next ins gister A is r	equal to the value n in struction when the con- not equal to the value n
			in the imm	ediate field	l.
SEAM (Ski	p Equal, Accumulator with Memory)				
Instruction code	D9 D0 0 0 1 0 0 1 1 0 0 2 6 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	(A) = (M(DP))
Operation:	(A) = (M(DP))?	Grouping:	Compariso	n operatio	n
		Description	tents of reg M(DP). Executes t	gister A is e he next ins egister A	uction when the con- equal to the contents of struction when the con- is not equal to the
SNZ0 (Skip	if Non Zero condition of external 0 interrupt reques	t flag)			
Instruction code	D9 D0 0 0 1 1 1 0 0 0 0 0 3 8	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 0 0 0 2 0 3 0 16	1	1	_	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:	Interrupt o	peration	
	After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)	Description	when externis "1." Afterniag. When the next in	rnal 0 inter r skipping, n the EXF struction. = 1 : This	os the next instruction rupt request flag EXF0 clears (0) to the EXF0 0 flag is "0," executes instruction is equivaluction.
SNZ1 (Skip	o if Non Zero condition of external 1 interrupt reques	t flag)			
Instruction code	D9 D0 0 0 0 1 1 1 0 0 1 0 3 9	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 0 0 1 2 0 3 9 16	1	1	-	V11 = 0: (EXF1) = 1
Operation:	V11 = 0: (EXF1) = 1? After skipping, (EXF1) \leftarrow 0 V11 = 1: SNZ1 = NOP (V11: bit 1 of the interrupt control register V1)	Grouping: Description	when externis "1." Afternis "1." Afternis the next in:	= 0 : Skip rnal 1 inter r skipping, n the EXF struction. = 1 : This	os the next instruction rupt request flag EXF1 clears (0) to the EXF1 1 flag is "0," executes instruction is equivalection.

SNZAD (S	kip if Non Zero condition of A/D conversion completi	on flag)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 1 1 1 2 8 7	words	cycles	1 1.29 0 1	Cimp containen
	16	1	1	-	V22 = 0: (ADF) = 1
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conve	rsion opera	ation
•	After skipping, (ADF) \leftarrow 0		: When V22	= 0 : Skip	os the next instruction
	V22 = 1: SNZAD = NOP				n completion flag ADF
	(V22 : bit 2 of the interrupt control register V2)		is "1." Afte	r skipping	, clears (0) to the ADF
			flag. When	the ADF f	lag is "0," executes the
			next instru	ction.	
			When V22	= 1 : This	s instruction is equiva-
			lent to the	NOP instru	uction.
SNZIO (Ski	p if Non Zero condition of external 0 Interrupt input	pin)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 0 1 0 ₂ 0 3 A ₁₆	1	1	_	I12 = 0 : (INT0) = "L"
			1		
Operation:	112 = 0 : (INT0) = "L" ?	Grouping: Description	Interrupt of		os the next instruction
	I12 = 1 : (INT0) = "H" ?	Description		•	TO pin is "L." Executes
	(I12 : bit 2 of the interrupt control register I1)				when the level of INTO
			pin is "H."	on donon	
			•	= 1 : Skip	s the next instruction
					Γ0 pin is "H." Executes
			the next in	struction v	when the level of INT0
			pin is "L."		
· · · · · ·	p if Non Zero condition of external 1 Interrupt input p			1	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 0 1 1 ₂ 0 3 B ₁₆	1	1	_	I22 = 0 : (INT1) = "L"
		0	La ta mana ta an		122 = 1 : (INT1) = "H"
Operation:	122 = 0 : (INT1) = "L" ?	Grouping: Description	Interrupt of		os the next instruction
	122 = 1 : (INT1) = "H" ?	Description			T1 pin is "L." Executes
	(I22 : bit 2 of the interrupt control register I2)				when the level of INT1
			pin is "H."		
					s the next instruction
					Γ1 pin is "H." Executes
				struction v	when the level of INT1
SNZP (Skir	p if Non Zero condition of Power down flag)		pin is "L."		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	I lag 0 I	Only containen
	16	1	1	_	(P) = 1
Operation:	(P) = 1 ?	Grouping:	Other oper	ation	
•	· ,	Description			ction when the P flag is
				ning the	P flag remains un-
			changed.	Pilig, tile	i nag romama um
			ū	the next i	nstruction when the P
			flag is "0."		
		1			

SNZSI (Sk	ip if Non Zero condition of Serial I/o interrupt reques	t flag)			
Instruction	D9 D0 1 0 0 0 1 0 0 0 2 8 8 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	V23 = 0: (SIOF) = 1
Operation: SNZT1 (Sk	V23 = 0: (SIOF) = 1 ? After skipping, (SIOF) ← 0 V23 = 1: SNZSI = NOP (V23 = bit 3 of interrupt control register V2) ip if Non Zero condition of Timer 1 interrupt request		when serial is "1." After flag. When the next ins	= 0 : Skip il I/O inter skipping, the SIOF struction. = 1 : This	os the next instruction rupt request flag SIOF clears (0) to the SIOF flag is "0," executes instruction is equivaluction.
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16	words 1	cycles 1	_	V12 = 0: (T1F) = 1
Operation: SNZT2 (Sk	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1) tip if Non Zero condition of Timer 2 interrupt request		when time "1." After flag. When next instru	= 0 : Skip r 1 interruskipping, the T1F f ction. = 1 : This	ps the next instruction upt request flag T1F is clears (0) to the T1F lag is "0," executes the instruction is equivaluction.
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 0 0 1 2 2 8 1	words 1	cycles 1	_	V13 = 0: (T2F) = 1
Operation:	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	Grouping: Description	when time "1." After : flag. When next instru	= 0 : Skip r 2 interruskipping, the T2F f ction. = 1 : This	ps the next instruction upt request flag T2F is clears (0) to the T2F lag is "0," executes the instruction is equivaluction.
SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 1 0 0 0 0 0 1 0 2 2 8 2 16	1	1	_	V20 = 0: (T3F) = 1
Operation:	V20 = 0: (T3F) = 1 ? After skipping, (T3F) \leftarrow 0 V20 = 1: SNZT3 = NOP (V20 = bit 0 of interrupt control register V2)	Grouping: Description	when time "1." After flag. When next instru	= 0 : Skip r 3 interruskipping, the T3F f ction. = 1 : This	ps the next instruction upt request flag T3F is clears (0) to the T3F lag is "0," executes the instruction is equivaluction.

SNZT4 (Skip if Non Zero condition Instruction D9	of Timer 4 inerrupt reque	act tlaal			
			1		
code 1 0 1 0 0 0	D0	Number of words	Number of cycles	Flag CY	Skip condition
		1 1	1	-	V21 = 0: (T4F) = 1
Operation: V21 = 0: (T4F) = 1 ?		Grouping:	Timer ope	ration	
After skipping, $(T4F) \leftarrow 0$		Descriptio	n: When V21	= 0 : Skip	os the next instruction
V21 = 1: SNZT4 = NOP			when time	er 4 interru	pt request flag T4F is
(V21 = bit 1 of interrupt cont	rol register V2)		"1." After	skipping,	clears (0) to the T4F
					lag is "0," executes the
			next instru	ction.	
			When V21	= 1 : This	instruction is equiva-
			lent to the	NOP instru	uction.
SRST (System ReSeT)					
Instruction D9	D0	Number of	Number of	Flag CY	Skip condition
code 0 0 0 0 0 0 0		words	cycles	i lag O i	ONP CONDITION
		1	1	_	-
Operation: System reset occurrence		Grouping:	Other oper		
		Descriptio	n: System res	set occurs.	
SST (Serial i/o transmission/recepti	on Start)				
SST (Serial i/o transmission/reception D9	,	Number of	Number of	Flag CY	Skip condition
Instruction D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	,			Flag CY	Skip condition
Instruction	D0	words 1	cycles 1	_	Skip condition
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	
Instruction	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	Skip condition – ng and starts serial I/O.
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	<u> </u>
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	<u>-</u>
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	<u>-</u>
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	<u> </u>
Instruction code	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	
Instruction code $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₀ 1 1 0 2 9 E	words 1 Grouping:	cycles 1 Serial I/O	- operation	<u> </u>
	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping:	cycles 1 Serial I/O	- operation	
Instruction code $\begin{bmatrix} D9 \\ \hline 1 & 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$ Operation: (SIOF) \leftarrow 0 Serial I/O transmission/rece	D ₀ 1 1 0 ₂ 2 9 E potion start	words 1 Grouping: Descriptio	serial I/O on: Clears (0) Number of	pperation to SIOF fla	g and starts serial I/O.
	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 1	serial I/O on: Clears (0) Number of cycles 1	pperation to SIOF fla	g and starts serial I/O. Skip condition (Mj(DP)) = 0
Instruction code	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation	poperation to SIOF fla	Skip condition (Mj(DP)) = 0 j = 0 to 3
	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation: Skips the	Flag CY on next instr	Skip condition (Mj(DP)) = 0 j = 0 to 3
Instruction code	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation: Skips the tents of bit	Flag CY on next instr	Skip condition (Mj(DP)) = 0 j = 0 to 3 uction when the concified by the value j in
Instruction code	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation: Skips the tents of bit the immed	Flag CY on next instr t j (bit speciate field) co	Skip condition (Mj(DP)) = 0 j = 0 to 3 uction when the concified by the value j in of M(DP) is "0."
Instruction code	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation: Skips the tents of bit the immed Executes t	Flag CY next instr t j (bit speciate field) che next ins	Skip condition (Mj(DP)) = 0 j = 0 to 3 uction when the concified by the value j in of M(DP) is "0."
Instruction code	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation: Skips the tents of bit the immed	Flag CY next instr t j (bit speciate field) che next ins	Skip condition (Mj(DP)) = 0 j = 0 to 3 uction when the concified by the value j in of M(DP) is "0."
Instruction code	Do 1 1 0 2 2 9 E Dottion start	words 1 Grouping: Descriptio Number of words 1 Grouping: Grouping: Grouping:	Serial I/O on: Clears (0) Number of cycles 1 Bit operation: Skips the tents of bit the immed Executes t	Flag CY next instr t j (bit speciate field) che next ins	Skip condition (Mj(DP)) = 0 j = 0 to 3 uction when the concified by the value j in of M(DP) is "0."

SZC (Skip	if Zero,	Carr	y flac	J)												
Instruction	D9							D ₀					Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 1	0	1	1	1	1		0	2 F	=],,	words	cycles		
									12 L			16	1	1	-	(CY) = 0
Operation:	(CY) =	0 ?											Grouping:	Arithmetic	operation	
	()	•													_	uction when the con-
														tents of ca		
														After skip	ping, the	CY flag remains un-
														changed.		
																struction when the con-
														tents of the	e CY flag is	s "1."
SZD (Skip	if Zero.	port	D sp	ecifie	ed by	re	aist	er Y	<u></u>							
Instruction	D9	port	<u> </u>	001110	<i>-</i>		9.0	D ₀	,				Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 1	0	0	1	0	0		0	2 4	1 10	words	cycles		
		1 0 1			1 0 1	•			12 L		_	16	2	2	_	(D(Y)) = 0
	0 0	0	0 1	0	1	0	1	1	2	0	2 E	3 16				(Y) = 0 to 7
Onenetien	(D()())		•							•	•		Grouping:	Input/Outp	ut operatio	n
Operation:	(D(Y)) = 0 $(Y) = 0$												Description			ction when a bit of por
	(1) = 0	10 7														er Y is "0." Executes the
														next instru	ction wher	the bit is "1."
	nsfer da	ata to	time	r 1 a	and re	egis	ster	R1	fro	m A	∖ccui	mula	tor and reg		T	
Instruction	D9							D ₀				_	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 0 2 2 3 0 16				words	cycles										
													1	1	_	_
Operation:	(T17–T	14) ←	(B)										Grouping:	Timer ope		
	(R17–R	,	, ,										Description			nts of register B to the
	(T13–T													J		imer 1 and timer 1 re-
	(R13–R	(10) ←	- (A)											_		insfers the contents of order 4 bits of timer 1
														and timer		
																9.2.2.
T2AB (Tra	nsfer da	ata to	time	r 2 a	and re	egis	ster	R2	fro	m A	Accui	mula	tor and reg	ister B)		
Instruction	D9							D ₀					Number of	Number of	Flag CY	Skip condition
code	1 0	0	0 1	1	0	0	0	1	2	2	3 1	1 16	words	cycles		
			•	•	•						•		1	1	_	_
Operation:	(T27–T	24) ←	(B)										Grouping:	Timer oper	ration	
	(· - · / · / - /					Description: Transfers the contents of register B to the										
	(T23-T													-		imer 2 and timer 2 re-
	(R23-R	(20) ←	- (A)											•		insfers the contents of
														-		order 4 bits of timer 2
														and timer 2	z reioad re	gister R2.

T3AB (Tran	nsfer data to timer 3 and register R3 from Accumula	tor and regi	ister B)		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
oodo	1 0 0 0 1 1 0 0 1 0 1 0 2 2 3 2 16	1	1	-	_
Operation:	(T37–T34) ← (B)	Grouping:	Timer oper	ation	
-	(R37–R34) ← (B)	Description	: Transfers	the conter	nts of register B to the
	$(T33-T30) \leftarrow (A)$		•		imer 3 and timer 3 re-
	$(R33-R30) \leftarrow (A)$		_		nsfers the contents of
			and timer 3		order 4 bits of timer 3 gister R3.
T4AB (Tran	nsfer data to timer 4 and register R4L from Accumula	ator and re	gister B)		
Instruction	D9 D0 1 1 0 0 1 1 2 2 3 3 3 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(T47−T44) ← (B)	Grouping:	Timer oper		
·	$(R4L7-R4L4) \leftarrow (B)$	Description			its of register B to the
	$(T43\text{-}T40) \leftarrow (A)$		J		imer 4 and timer 4 re-
	$(R4L3-R4L0) \leftarrow (A)$		_		ansfers the contents of order 4 bits of timer 4
			and timer		
TALLAD /T-	anofor data to register DALL from Accompulator and	sister D)			
	ansfer data to register R4H from Accumulator and re	· · · · · ·		EL 01/	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 1 1 2 2 3 7 16	1	1	_	-
Operation:	(R4H7–R4H4) ← (B)	Grouping:	Timer oper	ation	
Operation.	(R4H3–R4H0) ← (A)	Description: Transfers the contents of register B to the			
	, , ,	high-order 4 bits of timer 4 and timer 4 re-			
			•		ansfers the contents of
			•		order 4 bits of timer 4
			and timer 4	4 reload re	gister R4H.
T4R4L (Tra	ansfer data to timer 4 from register R4L)	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
0000	1 0 1 0 0 1 0 1 1 1 1 2 2 9 7 16	1	1	_	-
Operation:	(T47–T44) ← (R4L7–R4L4)	Grouping:	Timer oper	ation	
operation.	$(T43-T40) \leftarrow (R4L3-R4L0)$	Description: Transfers the contents of reload register R4L to timer 4.			

TAB (Trans	sfer data to Accumulator from register B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 0 ₂ 0 1 E ₁₆	words	cycles		
	10	1	1	_	_
Operation:	(A) ← (B)	Grouping:	Register to	register tr	ansfer
					ts of register B to reg
TΔR1 (Trai	nsfer data to Accumulator and register B from timer	<u> </u> 1)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 0 2 2 7 0	words	cycles		·
		1	1	_	_
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ration	
	(A) ← (T13–T10)	Description	timer 1 to r	register B. the low-ord	der 4 bits (T17–T14) of
TAB2 (Trai	nsfer data to Accumulator and register B from timer 2	2)			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
Code	1 0 0 1 1 1 0 0 0 1 2 2 7 1 16	1	1	-	_
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ration	
	(A) ← (T23–T20)	Description	timer 2 to 1	register B. the low-ord	der 4 bits (T27–T24) o
TAB3 (Trai	nsfer data to Accumulator and register B from timer	3)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 1 0 2 2 7 2 16	1	1	_	_
Operation:	(B) ← (T37–T34) (A) ← (T33–T30)	Grouping: Description	timer 3 to r	the high-ord register B. the low-ord	der 4 bits (T37–T34) of der 4 bits (T33–T30) of

TAB4 (Trai	nsfer data to Accumulator and register B from timer	4)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 1 1 2 2 7 3 16	words	cycles		
		1	1	_	_
Operation:	(B) ← (T47–T44)	Grouping:	Timer oper	ration	
	$(A) \leftarrow (T43 - T40)$	Description	: Transfers t	the high-or	der 4 bits (T47-T44) of
			timer 4 to r	register B.	
			Transfers	the low-or	der 4 bits (T43-T40) of
			timer 4 to r	register A.	
TARAD (Ti	ransfer data to Accumulator and register B from regi	ster AD)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 1 2 7 9 16	words	cycles	I lag C1	Skip condition
		1	1	_	-
Operation:	In A/D conversion mode (Q13 = 0),	Grouping:	A/D conver		
	$(B) \leftarrow (AD9-AD6)$	Description			mode (Q13 = 0), trans
	$(A) \leftarrow (AD5-AD2)$			-	4 bits (AD9-AD6) or B, and the middle-or
	In comparator mode (Q13 = 1), $(R) = (AR - AR + $		-	-	D2) of register AD to
	$(B) \leftarrow (AD7 - AD4)$				parator mode (Q13 = 1)
	$(A) \leftarrow (AD3-AD0)$				order 4 bits (AD7-AD4
	(Q13: bit 3 of A/D control register Q1)		of register A	AD to regis	ter B, and the low-orde
			4 bits (AD3	–AD0) of re	egister AD to register A
TABE (Tra	nsfer data to Accumulator and register B from regist	er E)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 1 0 ₂ 0 2 A ₁₆	words 1	cycles 1	_	_
Operation:	(B) ← (E7–E4)	Grouping:	Register to	register t	ransfer
	(A) ← (E3–E0)		_		order 4 bits (E7-E4) of
				_	B, and low-order 4 bits
			of register	-	
	ransfer data to Accumulator and register B from Pro	T		· · ·	Older and distant
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 0 p5 p4 p3 p2 p1 p0 2 0 8 p1 p1 16	1	3	_	_
Operation:	(SP) ← (SP) + 1	Grouping:	Arithmetic	operation	l
	$(SK(SP)) \leftarrow (PC)$				to register D, bits 7 to
	(PCH) ← p	to register B and bits 3 to 0 to register A These bits 7 to 0 are the ROM pattern in ac			
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				A3 A2 A1 A0)2 specifie
	$(DR2) \leftarrow 0$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$	Note :	by registers	A and D ir	n page p.
	$(B) \leftarrow (ROM(PC))7-4$	Note: p is	0 to 47 for N 519M8E8.	vi34519M6	6, and p is 0 to 63 fo
	$(A) \leftarrow (ROM(PC))_{3-0}$	When	this instructi		cuted, be careful not t
	$(PC) \leftarrow (SK(SP))$	over t			age of stack register i
	(SP) ← (SP) – 1	used.			

TARPS (Tr	ansfer data to Accumulator and register B from Pres	Scaler)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 1 0 1 2 7 5	words	cycles	i iag o i	Only condition
-	1 0 0 1 1 1 0 1 0 1 2 2 7 5 16	1	1	_	-
Operation:	$(B) \leftarrow (TPS7-TPS4)$	Grouping:	Timer oper	ation	
	$(A) \leftarrow (TPS3-TPS0)$	Description	TPS4) of	prescale he low-ord	order 4 bits (TPS7– r to register B, and er 4 bits (TPS3–TPS0) er A.
TABSI (Tra	ansfer data to Accumulator and register B from regis	ter SI)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 0 2 2 7 8 16	words	cycles		·
		1	1	_	-
Operation:	(B) ← (SI7−SI4)	Grouping:	Serial I/O o	neration	
•	$(A) \leftarrow (S13-S10)$				rder 4 bits (SI7-SI4) of
			serial I/O transfers t	register : he low-or	SI to register B, and der 4 bits (SI3–SI0) of to register A.
TAD (Trans	sfer data to Accumulator from register D)	Number of	Number of	Flag CY	Skip condition
code	D9 D0	words	cycles	Flag CY	Skip condition
	0 0 0 1 0 1 0 0 0 1 2 0 5 1 16	1	1	_	-
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping:	Register to	register tr	ansfer
	(A3) ← 0	Description			nts of register D to the
		Note:	When this	instructio	Ao) of register A. on is executed, "0" is a) of register A.
TADAB (T	ransfer data to register AD from Accumulator from re	egister B)			
Instruction	D9 D0 1 1 1 1 0 0 1 2 3 9 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 1 1 0 0 1 2 2 3 9 16	1	1	-	-
Operation:	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	Grouping: Description	struction is In the comfers the chigh-order register, a	conversion equivalent nparator m contents 4 bits (AD nd the con der 4 bits (A	ation mode (Q13 = 0), this into the NOP instruction. node (Q13 = 1), transof register B to the pr-AD4) of comparator thents of register A to AD3-AD0) of compara-

	sfer data to Accumulator from register I1)	1	1	-	
Instruction code	D9 D0 1 0 1 0 0 1 1 2 5 3 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(A) ← (I1)	Grouping:	Interrupt of	peration	
			: Transfers register I1		ts of interrupt control A.
TAI2 (Trans	sfer data to Accumulator from register I2)				
Instruction	D9 D0 1 0 1 0 1 0 0 2 5 4 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(A) ← (I2)	Grouping:	Interrupt of	peration	
		Description	: Transfers register I2		its of interrupt control A.
TAJ1 (Tran	nsfer data to Accumulator from register J1) D9 D0	Number of	Number of	Flag CY	Skip condition
		words	cycles	riay CT	Skip condition
code	1 0 0 1 0 0 0 0 0 0 1 0 2 2 4 2 16	1	1	_	_
Operation:	(A) ← (J1)	Grouping:	Serial I/O	operation	
				the conten	ts of serial I/O control A.
TAK0 (Trai	nsfer data to Accumulator from register K0)	•			
Instruction	D9 D0 1 0 1 0 1 0 1 0 2 5 6 46	Number of words	Number of cycles	Flag CY	Skip condition
oodo	1 0 0 1 0 1 0 1 0 1 1 0 2	1	1	-	-
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	n
			<u> </u>	the conte	nts of key-on wakeup

IAILI (III	nsfer data to Accumulator from register K1)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 1 1 0 0 1 2 2 5 9	words	cycles			
	10	1	1	_	_	
Operation:	(A) ← (K1)	Grouping:	Input/Outp	ut operation	n	
-		Description	: Transfers	the conte	nts of key-on wakeur	
			control reg	ister ivi to	register A.	
TAK2 (Trai	nsfer data to Accumulator from register K2)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 1 1 0 1 0 ₂ 2 5 A ₁₆	words	cycles			
		1	1	_		
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outp	ut operatio	n	
		Description	: Transfers control reg		nts of key-on wakeup register A.	
TALA (Trainstruction code	nsfer data to Accumulator from register LA) D9	Number of words	Number of cycles	Flag CY	Skip condition	
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$	Grouping: A/D conversion operation				
	$(A1,A0) \leftarrow 0$	Description: Transfers the low-order 2 bits (AD1, AD0) or register AD to the high-order 2 bits (A3, A2 of register A.				
		Note:			n is executed, "0" is der 2 bits (A1, A0) o	
TAM j (Tra	nsfer data to Accumulator from Memory)	I				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆	1	1	-	-	
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to reg	gister trans	fer	
			Description: After transferring the contents of M(DP) register A, an exclusive OR operation performed between register X and the value is in the immediate field, and stores the result in register X.			

ansfer data to Accumulator from register MR) $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles	Flag CY	Skip condition
		1	_	
(A) ← (MR)	Grouping:			_
		Clock oper	ation	
	Description	: Transfers t ister MR to		s of clock control reg-
ransfer data to Accumulator from register PU0)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 1 0 1 0 1 1 1 1 2 2 3 7 16	1	1	-	-
(A) ← (PU0)	Grouping:	Input/Outp	ut operatio	n
		: Transfers	the conte	nts of pull-up control
ransfer data to Accumulator from register PU1) D9 D0 1 0 0 1 0 1 1 1 1 0 0 2 2 5 E 16	Number of words	Number of cycles	Flag CY	Skip condition
(A) ← (PU1)		: Transfers	the conte	nts of pull-up control
nsfer data to Accumulator from register Q1)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	-	-
(A) ← (Q1)	Grouping: Description	: Transfers t	he content	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

TAQ2 (Trai	nsfer data to Accumulator from register Q2)		-		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 0 1 2 2 4 5	words	cycles		
		1	1	_	-
Operation:	(A) ← (Q2)	Grouping:	A/D conve	rsion opera	ation
					ts of A/D control regis-
		·	ter Q2 to re		
TAQ3 (Trai	nsfer data to Accumulator from register Q3)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 0 1 1 0 2 2 4 6 16	1	1	_	-
Operation:	(A) ← (Q3)	Grouping:	A/D conve	rsion oper	ation
					ts of A/D control regis-
TASD (Trai	pefor data to Accumulator from Stack Pointer)				
	nsfer data to Accumulator from Stack Pointer)	Ni. mala a n. a f	Number of	Flor CV	Chin ann dition
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 0 0 0 1	1	1	_	-
Operation:	(A2−A0) ← (SP2−SP0)	Grouping:	Register to	register tr	ansfer
	(A3) ← 0	Description	: Transfers t	he conten	s of stack pointer (SP)
					s (A2–A0) of register A.
		Note:			n is executed, "0" is s) of register A.
TAV1 (Tran	sfer data to Accumulator from register V1)				
Instruction	D9 D0 0 0 1 0 1 0 1 0 0 0 0 5 4 46	Number of words	Number of cycles	Flag CY	Skip condition
0000	16	1	1	-	-
Operation:	(A) ← (V1)	Grouping:	Interrupt o	peration	
		Description	: Transfers register V1		nts of interrupt control r A.

	nsfer data to Accumulator from register V2)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	-	-	
Operation:	(A) ← (V2)	Grouping:	Interrupt o	peration		
		Description	: Transfers register V2		its of interrupt control	
TAW1 (Tra	nsfer data to Accumulator from register W1)	ı				
Instruction code	D9 D0 1 0 0 1 0 1 1 0 2 4 B 46	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer oper	ation		
		Description		the conten	s of timer control reg-	
TAW2 (Tra	nsfer data to Accumulator from register W2)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 0 0 2 4 C	words	cycles	liagor	OKIP CONGRIGOT	
	16	1	1	-	-	
Operation:	(A) ← (W2)	Grouping: Timer operation				
				he conten	ts of timer control reg-	
TAW3 (Tra	nsfer data to Accumulator from register W3)					
Instruction	D9 D0 1 0 0 1 1 0 0 1 2 4 D 16	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	-	-	
Operation:	(A) ← (W3)	Grouping:	Timer oper	ation		
			: Transfers t ister W3 to		s of timer control reg-	

TAW4 (Tra	ansfer data to Accumulator from register W4)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	
Operation:	(A) ← (W4)	Grouping: Description			ts of timer control reg-
TAW5 (Tra	nsfer data to Accumulator from register W5)				
Instruction	D9 D0 1 0 0 1 1 1 1 1 2 4 F 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A) ← (W5)	Grouping: Description			ts of timer control reg-
	ansfer data to Accumulator from register W6)		I	1	
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(A) ← (W6)	Grouping: Description			ts of timer control reg-
TAX (Trans	sfer data to Accumulator from register X)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
0000	0 0 0 1 0 1 0 1 0 0 1 0 2 0 5 2	1	1	-	_
Operation:	$(A) \leftarrow (X)$	Grouping: Description		register tr the conten	ansfer ts of register X to reg-

Number of cycles Number of	TAV (Trans	sfer data to Accumulator from register Y)				
TAZ (Transfer data to Accumulator from register Z) Instruction Code Do Do Do Do Do Do Do D	Instruction	D9 D0	I		Flag CY	Skip condition
	code	0 0 0 0 0 1 1 1 1 1 1 2 0 1 F 16		-	-	_
	Operation:	$(A) \leftarrow (Y)$				
Number of words Number of cycles Flag CY Skip conditions			Description		he content	s of register Y to regis-
Number of words Number of words Number of cycles Flag CY Skip conditions	TAZ (Trans	sfer data to Accumulator from register Z)				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Instruction	D9 D0			Flag CY	Skip condition
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0 0 0 1 0 1 0 1 0 0 1 1 2 0 3 3 16	1	1	-	-
	Operation:	$(A_1, A_0) \leftarrow (Z_1, Z_0)$	Grouping:	Register to	register tr	ansfer
		$(A3,A2) \leftarrow 0$	Description			_
Do			Note:	After this stored to t	instructio	n is executed, "0" is
code 0 0 0 0 0 0 0 1 1 1 1 0 0 2 words cycles 1 1 1 - - Operation: (B) \leftarrow (A) TDA (Transfer data to register D from Accumulator) Instruction code D9 D0 Number of words Number of cycles Number of cycles Skip condition Code 0 0 0 0 1 0 1 0 1 0 0 1 2 0 2 9 16 1 1 1 - - Operation: (DR2-DR0) \leftarrow (A2-A0) Grouping: Register to register transfer Description: Transfers the contents of the low-			Number of	Number of	Flag CY	Skip condition
	code	0 0 0 0 0 0 1 1 1 0 ₂ 0 0 E ₁₆		•	_	
	Operations	(D) . (A)	Crauning	Dogiotor to	register tr	anafar
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	орегацоп.	(b) ← (A)		: Transfers t		
code 0 0 0 1 0 1 0 1 0 1 0 1 0 1 2 1 2 2 2 2 <th>TDA (Trans</th> <th>sfer data to register D from Accumulator)</th> <th>•</th> <th></th> <th></th> <th></th>	TDA (Trans	sfer data to register D from Accumulator)	•			
Operation: $(DR2-DR0) \leftarrow (A2-A0)$ $\frac{\text{Grouping: Register to register transfer}}{\text{Description: Transfers the contents of the low-}}$			I		Flag CY	Skip condition
Description: Transfers the contents of the low-		16	1	1	-	-
,	Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:	Register to	register tr	ansfer
			Description			

TEAB (Tra	insfer data to register E from Accumulator and regis	ter B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 1 0 2 0 1 A	words	cycles		
	10	1	1	_	_
Operation:	(E7–E4) ← (B)	Grouping:	Register to	register t	ansfer
	(E3−E0) ← (A)	Description	n: Transfers	the conter	nts of register B to the
			-	nts of regis	–E4) of register E, and ter A to the low-order 4 er E.
TFR0A (Tr	ansfer data to register FR0 from Accumulator)	<u> </u>			
Instruction	D9 D0 1 0 1 0 1 0 0 0 2 2 8 46	Number of words	Number of cycles	Flag CY	Skip condition
0040	1 0 0 0 1 0 1 0 0 0 2 2 2 2 6 16	1	1	_	-
Operation:	(FR0) ← (A)	Grouping:	Input/Outp	ut operatio	n
-					its of register A to the
TED1A /Tr	anofor data to register ED1 from Accumulator)				
IFR1A (Ir	ansfer data to register FR1 from Accumulator)	Number of	Number of	Flog CV	Chin condition
code	D9 D0 1 0 1 0 1 0 1 2 2 9	words	cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(FR1) ← (A)	Grouping:	Input/Outp		
		Description			its of register A to the control register FR1.
TFR2A (Tr	ansfer data to register FR2 from Accumulator)				
Instruction code	D9 D0 1 0 1 0 1 0 2 2 A 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(FR2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description			ts of register A to the control register FR2.

	, , , , , , , , , , , , , , , , , , ,				
	ansfer data to register FR3 from Accumulator)	I		T=: 0\(\)	
Instruction code	D9 D0 1 0 1 0 1 1 2 2 B 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(FR3) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description			ts of register A to the control register FR3.
TI1A (Tran	sfer data to register I1 from Accumulator)	1			
Instruction code	D9 D0 1 0 0 1 1 1 1 2 1 7 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt o	peration	
		Description		the content of register 1°	s of register A to inter-
	sfer data to register I2 from Accumulator)	1	1	I	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 0 0 2 2 1 8 16	1	1	_	_
Operation:	(I2) ← (A)	Grouping:	Interrupt o	neration	
			: Transfers		s of register A to inter- 2.
TJ1A (Trai	nsfer data to register J1 from Accumulator)				
Instruction	D9 D0 1 0 0 0 0 0 0 1 0 2 0 2 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	-
Operation:	$(J1) \leftarrow (A)$	Grouping:	Serial I/O	operation	
		Description	: Transfers t		s of register A to seria

TK0A (Tra	nsfer data to register K0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 1 ₂ 2 1 B ₁₆	words	cycles		
	10	1	1	-	_
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operation	n
•			: Transfers	the conten	ts of register A to key-
			on wakeup	o control re	gister K0.
TK1A (Tra	nsfer data to register K1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 0 0 2 2 1 4 16	words	cycles		
		1	1	_	_
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to key-
	nsfer data to register K2 from Accumulator)	Number of	Number of	Flor CV	Oline sometition
Instruction code	D9 D0 1 0 1 0 1 2 1 5	Number of words	Number of cycles	Flag CY	Skip condition
oodo	1 0 0 0 0 1 0 1 0 1 2 2 1 5 16	1	1	-	-
Operation:	(K2) ← (A)	Grouping:	Input/Outp	ut operation	n
		Description	: Iransters on wakeup		ts of register A to key- gister K2.
TMA j (Tra	insfer data to Memory from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 1 j j j j ₂ 2 B j ₁₆	1	1	_	-
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to re	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15		to M(DP), formed be	sferring the an exclusive tween reg nediate field	e contents of register A ve OR operation is per- ister X and the value j d, and stores the result

TAID A /To	and the date to an electrical AD forms Annual Lateral				
	ansfer data to register MR from Accumulator)	T	I		
Instruction code	D9 D0 1 0 1 1 0 2 1 6 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ration	
·			-	the conten	ts of register A to clock
TPAA (Tra	nsfer data to register PA from Accumulator)				
Instruction	D9 D0 1 0 1 0 1 0 1 0 2 A A 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(PA ₀) ← (A ₀)	Grouping:	Timer oper	ation	
·			: Transfers t	he content	s of lowermost bit (A0) htrol register PA.
Instruction	ransfer data to Pre-Scaler from Accumulator and reg	pister B) Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 0 1 2 2 3 5	1	1	_	-
Operation:	$(RPS7\text{-}RPS4) \leftarrow (B)$	Grouping:	Timer oper	ation	
·	(TPS7–TPS4) ← (B) (RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)	Description	reload regitents of re	the conter 4 bits of p ister RPS, gister A to	ats of register B to the rescaler and prescaler and transfers the con- the low-order 4 bits of caler reload register
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction	D9 D0 1 0 1 1 0 1 2 2 D 46	Number of words	Number of cycles	Flag CY	Skip condition
-	16	1	1	-	-
Operation:	(PU0) ← (A)	Grouping:	Input/Outp	ut operation	n
				the conten	ts of register A to pull-

TPU1A (Tr	ransfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 0 1 1 1 0 2 2 2 2 1 16	1	1	-	_
Operation:	(PU1) ← (A)	Grouping:	Input/Outp	ut operation	n
		Description	: Transfers up control		ts of register A to pull
TQ1A (Tra	nsfer data to register Q1 from Accumulator)	<u> </u>			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	(Q1) ← (A)	Grouping:	A/D conve	rsion opera	ition
				the conten	ts of register A to A/C
TQ2A (Tra	nsfer data to register Q2 from Accumulator)	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 0 1 2 0 5	words	cycles	r lag O i	Skip condition
	16	1	1	-	_
Operation:	(Q2) ← (A)	Grouping:	A/D conve	rsion opera	ıtion
		Description	: Transfers control reg		ts of register A to A/E
TQ3A (Tra	nsfer data to register Q3 from Accumulator)	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(Q3) ← (A)	Grouping:	A/D conve	rsion opera	tion
•			: Transfers		ts of register A to A/D

	Colored Colore						
	ransfer data to register R1 from Accumulator and reg						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 0 1 1 1 1 1 1 ₂ 2 3 F ₁₆	1	1	_			
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper				
	$(R13-R10) \leftarrow (A)$	Description			its of register B to the		
			-		7–R14) of reload regis-		
			low-order		ents of register A to the B-R10) of reload regis-		
			ter R1.				
TR3AB (Tr	ransfer data to register R3 from Accumulator and reg	jister B)					
Instruction	D9 D0 1 1 1 0 1 1 2 3 B 40	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	-		
Operation:	$(R37-R34) \leftarrow (B)$	Grouping:	Timer oper	ation			
	$(R33-R30) \leftarrow (A)$	Description			its of register B to the		
			-		7-R34) of reload regis-		
					ents of register A to the BR30) of reload regis-		
			ter R3.	1 5110 (1100	rico, or roloda rogio		
TRGA (Tra	insfer data to register RG from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 0 0 1 0 0 1 2 2 0 9 16	words 1	cycles 1	_	_		
Operation:	(RG ₀) ← (A ₀)	Grouping:	Clock cont	rol operation	on		
		Description: Transfers the contents of register A to regis-					
			ter RG.				
TSIAB (Tra	ansfer data to register SI from Accumulator and regis	ster B)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 1 0 0 0 2 2 3 8 6	words	cycles				
		1	1	_	_		
Operation:	(SI7–SI4) ← (B)	Grouping:	Serial I/O o	peration			
-	$(SI3-SI0) \leftarrow (A)$				ts of register B to the		
			•	,	-SI4) of serial I/O reg-		
			•		fers the contents of		
			register A to serial I/O re		order 4 bits (SI3-SI0) of		
			3011di 1/0 10	ogiotoi oi.			

of Number of	Flag CY	Skip condition
cycles	Flag C i	Skip condition
1	_	-
: Interrupt o	peration	
	-	ts of register A to inter-
rupt contro	ol register \	<i>/</i> 1.
Number of cycles	Flag CY	Skip condition
1	_	-
: Interrupt o	peration	
		ts of register A to inter-
rupt contro	ol register \	/2.
of Number of	Flag CY	Skip condition
cycles 1	_	_
: Timer oper	ration	
		ts of register A to timer
control reg		
Number of cycles	Flag CY	Skip condition
1	_	-
: Timer oper	ration	
on: Transfers		ts of register A to timer
		control register W2.

TIMO A /T.	and the late to make the MO for an Arman Lates.				
	ansfer data to register W3 from Accumulator)	1		- ov	
Instruction code	D9 D0 1 0 0 0 0 1 0 0 0 0 1 0 1 0 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 0 1 0 0 0 0 0 2 2 1 0 16	1	1	_	_
Operation:	(W3) ← (A)	Grouping:	Timer ope	ration	
				the conten	ts of register A to timer
TW4A (Tra	ansfer data to register W4 from Accumulator)	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 0 1 0 0 0 1 2 2 1 1 1 16	1	1	_	-
Operation:	(W4) ← (A)	Grouping:	Timer ope	ration	
·				the conten	ts of register A to timer
TW5∆ (Tra	nsfer data to register W5 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	liagor	Skip condition
Jour	1 0 0 0 0 1 0 0 1 0 2 2 1 2 1 2 16	1	1	-	-
Operation:	(W5) ← (A)	Grouping:	Timer oper	ation	
·				he content	s of register A to timer
TW6A (Tra	nnsfer data to register W6 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
Code	1 0 0 0 0 1 0 0 1 1 2 2 1 3 16	1	1	_	-
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper	ation	
·				he content	s of register A to timer

	sfer data to register Y from Accumulator)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 0 0 1 1 0 0 ₂ 0 0 C ₁₆	words 1	cycles 1	_	_			
Operation:	$(Y) \leftarrow (A)$	Grouping:	Register to	register t	ransfer			
орогинон.	(')' (')				ts of register A to regis-			
			ter Y.					
WRST (Wa	atchdog timer ReSeT)							
Instruction code	D9 D0 1 0 1 0 0 0 0 0 2 A 0	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	(WDF1) = 1			
Operation:	(WDF1) = 1 ?	Grouping:	Other ope	ration				
	After skipping, (WDF1) ← 0	Description	Description: Skips the next instruction when water timer flag WDF1 is "1." After skipping, (0) to the WDF1 flag. When the WDF is "0," executes the next instruction. stops the watchdog timer function when ecuting the WRST instruction immed after the DWDT instruction.					
XAM j (eX	change Accumulator and Memory data)			ı				
Instruction code	D9 D0 1 0 1 j j j j 2 2 D j 16	Number of words	Number of cycles	Flag CY	Skip condition			
		1	1	_	-			
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer			
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Description	with the co OR operat ter X and t	intents of r ion is perf he value j	ne contents of M(DP) register A, an exclusive formed between regis- in the immediate field, in register X.			
XAMD j (e	Xchange Accumulator and Memory data and Decrer	nent registe	er Y and sk	ip)				
Instruction	D9 D0 1 1 1 1 1 j j j j 2 F j 40	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	(Y) = 15			
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) - 1$	Grouping: RAM to register transfer Description: After exchanging the contents of M(DF with the contents of register A, an exclusiv OR operation is performed between register X and the value j in the immediate field and stores the result in register X. Subtracts 1 from the contents of register As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register is not 15, the next instruction is executed.						

XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)								
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
16	1	1	-	(Y) = 0				
(A) () (M(DD))	Grouping:	RAM to reg	ister trans	sfer				
. , , , , , , , , , , , , , , , , , , ,	Description:	: After exch	anging th	ne contents of M(DP)				
$(X) \leftarrow (X)EXOR(j)$	_	with the co	ntents of r	egister A, an exclusive				
j = 0 to 15		OR operat	ion is perf	ormed between regis-				
(V) ((V) ± 1		ter X and t	he value i	in the immediate field,				
$(1) \leftarrow (1) + 1$		and stores	the result	in register X.				
			,					
•	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Parameter	INL INS							ction							er of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Number of words	Number of cycles	Function
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	E	1	1	(A) ← (B)
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
1	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
Register to register transfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7–E4) ← (B) (E3–E0) ← (A)
egister.	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
er to 1	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ (A2-A0) \leftarrow (DR2-DR0) $ $ (A3) \leftarrow 0 $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$ \begin{array}{l} (A2\text{-}A0) \leftarrow (SP2\text{-}SP0) \\ (A3) \leftarrow 0 \end{array} $
	LXY x, y	1	1	х3	X2	X1	X 0	уз	y 2	y 1	у0	3	х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	Е	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of register B to register A.
_	-	Transfers the contents of register A to register B.
_	-	Transfers the contents of register Y to register A.
_	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
_	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
_	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A ₁ , A ₀) of register A.
-	_	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
_	_	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
_	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
_	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

Parameter			Instruction code												er of ds	er of	S Francisco
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Number o	Number of cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	ТАВР р	0	0	1	0	p 5	p4	рз	p2	p1	p0	0	8 +p		1		$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) - 1$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
peration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1		(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	(A) ← (A) AND (M(DP))
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
_	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1		(Mj(DP)) ← 0 j = 0 to 3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	0	1	0	0 n	1 n	0 n	1 n	0			2	2	(A) = n ? n = 0 to 15
	0 to 47 for MO																

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8.

Skip condition	Carry flag CY	Datailed description
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
-	_	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.

Minemonic Discription Minemonic Discription Disc	Parameter						In	stru	ction	cod						of	r of s	
Balance Bal	1 /	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀				Numbe word	Numbe cycle	Function
Second		Ва	0	1	1	a 6	a 5	a 4	аз	a2	a1	a 0	1			1	1	(PCL) ← a6–a0
BM a	ation	BL p, a	0	0	1	1	1	p4	рз	p2	p 1	po	0			2	2	
BM a	ich opei		1	0	p5	a 6	a 5	a 4	аз	a2	a1	a 0	2	•				
BM a	Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	
BML p, a 0 0 1 1 0 p4 p3 p2 p1 p0 0 C p 2 2 (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6−a0 (PCL) ← (DR2−DR0,A3−A0) (PCL) ← (SK(SP)) ← (SP) − 1 (PCL) ← (SK(SP)) ← (SP) ← (SP) − 1 (PCL) ← (SK(SP)) ← (SP) ←			1	0	p5	p4	0	0	рз	p2	p1	po	2	p	р			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	_	ВМ а	0	1	0	a 6	a 5	a4	a 3	a 2	a1	a 0	1	а	а	1	1	(SK(SP)) ← (PC) (PCH) ← 2
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0			2	2	$(SK(SP)) \leftarrow (PC)$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	outine		1	0	p5	a 6	a 5	a 4	a 3	a 2	a 1	a 0	2	•				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	0	p 5	p4	0	0	рз	p2	p1	po	2	p	р			(PCH) ← p (Note)
		RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	
	rn operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	
	Retu	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8.

Skip condition	Carry flag CY	Datailed description
_	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

N	INE INS																
Parameter		Instruction code													er of ds	er of es	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	1	ade otat	cimal	Number o	Number of cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	I12 = 1 : (INT0) = "H" ?
tion																	l12 = 0 : (INT0) = "L" ?
Interrupt operation	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	В	1	1	I22 = 1 : (INT1) = "H" ?
Interrup																	I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	E	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PAo) ← (Ao)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Ε	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
C C	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
eratic	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
Timer operation	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
Time	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)

Skip condition	Carry flag CY	Datailed description
_	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	-	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	_	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	_	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	_	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	_	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
_	_	Transfers the contents of interrupt control register V1 to register A.
_	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
_	_	Transfers the contents of register A to interrupt control register I1.
_	_	Transfers the contents of interrupt control register I2 to register A.
_	_	Transfers the contents of register A to interrupt control register I2.
_	-	Transfers the contents of register A to timer control register PA.
_	_	Transfers the contents of timer control register W1 to register A.
_	_	Transfers the contents of register A to timer control register W1.
_	_	Transfers the contents of timer control register W2 to register A.
_	_	Transfers the contents of register A to timer control register W2.
_	_	Transfers the contents of timer control register W3 to register A.
_	_	Transfers the contents of register A to timer control register W3.
_	_	Transfers the contents of timer control register W4 to register A.
_	_	Transfers the contents of register A to timer control register W4.

Parameter			Instruction code													<u></u>	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal ion	Number of words	Number of cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array} $
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
F	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$(R37-R34) \leftarrow (B)$ $(T37-T34) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	Т4НАВ	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7−R4H4) ← (B) (R4H3−R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17-R14) ← (B) (R13-R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of timer control register W5 to register A.
_	_	Transfers the contents of register A to timer control register W5.
_	_	Transfers the contents of timer control register W6 to register A.
_	_	Transfers the contents of register A to timer control register W6.
-	_	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
_	_	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	_	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
_	_	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
_	_	Transfers the contents of timer 4 reload register R4L to timer 4.
_	_	

Parameter	INL INS		Instruction code												of	ţ.	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀		ade	cimal ion	Number o	Number of cycles	Function
,	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 0: NOP
eration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 $V20 = 0$: NOP
=	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	$V21 = 0$: $(T4F) = 1$? After skipping, $(T4F) \leftarrow 0$ V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	ОР0А	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P22−P20) ← (A2−A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	(A) ← (P4)
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	(P4) ← (A)
	IAP5	1	0	0	1	1	0	0	1	0	1	2	6	5	1	1	(A) ← (P5)
ation	OP5A	1	0	0	0	1	0	0	1	0	1	2	2	5	1	1	(P5) ← (A)
oper	IAP6	1	0	0	1	1	0	0	1	1	0	2	6	6	1	1	(A) ← (P6)
rtbut	OP6A	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	(P6) ← (A)
Input/Output operation	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
du <u>l</u>	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$ \begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 7 \end{array} $
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0?
		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(Y) = 0 to 7
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	E	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)

	<u> </u>	
Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	_	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	_	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	_	Skips the next instruction when the contents of bit 0 (V2 ₀) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	_	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the contents of T4F flag is "1." After skipping, clears (0) to T4F flag.
_	-	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to register A.
_	_	Outputs the contents of register A to port P2.
_	_	Transfers the input of port P3 to register A.
_	_	Outputs the contents of register A to port P3.
_	_	Transfers the input of port P4 to register A.
_	_	Outputs the contents of register A to port P4.
_	_	Transfers the input of port P5 to register A.
_	_	Outputs the contents of register A to port P5.
_	_	Transfers the input of port P6 to register A.
_	_	Outputs the contents of register A to port P6.
-	_	Sets (1) to all port D.
_	_	Clears (0) to a bit of port D specified by register Y.
_	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Transfers the contents of pull-up control register PU0 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU1 to register A.
_	_	Transfers the contents of register A to pull-up control register PU1.

Paramete			Instruction code												of	±.	-
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Number of words	Number of cycles	Function
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	$(K0) \leftarrow (A)$
_	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
Input/Output operation	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
nt ope	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
Jutpu	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
)/tndr	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
_	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	TFR3A	1	0	0	0	1	0	1	0	1	1	2	2	В	1	1	(FR3) ← (A)
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7-SI4) \ (A) \leftarrow (SI3-SI0)$
tion	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	$(S17-S14) \leftarrow (B) (S13-S10) \leftarrow (A)$
Serial I/O operation	SST	1	0	1	0	0	1	1	1	1	0	2	9	Е	1	1	(SIOF) ← 0 Serial I/O starting
Serial I	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) \leftarrow 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	(A) ← (J1)
	TJ1A	1	0	0	0	0	0	0	0	1	0		0	2	1	1	(J1) ← (A)
	CMCK	1	0	1	0	0	1	1	0	1	0	2	9	Α	1		Ceramic resonator selected
tion	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
operation	CYCK	1	0	1	0	0	1	1	1	0	1			D	1		Quartz-crystal oscillator selected
Clock	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1		(RG ₀) ← (A ₀)
Ö	TAMR	1	0	0	1	0	1	0	0	1	0	2			1		$(A) \leftarrow (MR)$
	TMRA	1	0	0	0	ŭ	1	0	1	1	Ü	2	•	•	1	1	(MR) ← (A)

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
-	_	Transfers the contents of key-on wakeup control register K1 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K1.
-	_	Transfers the contents of key-on wakeup control register K2 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K2.
-	_	Transferts the contents of register A to port output format control register FR0.
_	_	Transferts the contents of register A to port output format control register FR1.
_	_	Transferts the contents of register A to port output format control register FR2.
_	_	Transferts the contents of register A to port output format control register FR3.
_	-	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of serial I/O register SI to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the contents of register A to the low-order 4 bits of serial I/O register SI.
_	_	Clears (0) to SIOF flag and starts serial I/O.
V23 = 0: (SIOF) = 1	_	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.
_	_	Transfers the contents of serial I/O control register J1 to register A.
_	_	Transfers the contents of register A to serial I/O control register J1.
_	_	Selects the ceramic resonator for main clock f(XIN).
_	_	Selects the RC oscillation circuit for main clock f(XIN).
_	_	Selects the quartz-crystal oscillation circuit for main clock f(XIN).
_	_	Transfers the contents of clock control regiser RG to register A.
_	_	Transfers the contents of clock control regiser MR to register A.
_	_	Transfers the contents of register A to clock control register MR.

Parameter						Ir	stru	ction	cod	le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			ecimal	Number of words	Number of cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) Q13 = 1: (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$
ation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	(AD7–AD4) ← (B) (AD3–AD0) ← (A)
ion opera	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	(ADF) ← 0 A/D conversion starting
A/D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V21 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: NOP
Ā	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	$(A) \leftarrow (Q1)$
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	(A) ← (Q2)
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	(A) ← (Q3)
	TQ3A	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	(Q3) ← (A)
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
ration	WRST	1	0	1	0	1	0	0	0	0	0	2	A	. 0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
Other operation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
Ott	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence

Skip condition Datailed description			
B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to regist and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1) - Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register AD to the high-order 2 bits (AD3, AD2) of register AD to the high-order 2 bits (AD3, AD2) of register AD to the high-order 4 bits (AD3–AD0) of register AD to the high-order 4 bits (AD3–AD0) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register AD to the high-order 4 bits (AD3–AD0) of comparator register AD to the high-order 2 bits (AD3–AD0) of register AD to the high-order 2 bits (AD3–AD0) of register AD to the high-order 2 bits (AD3, AD2) of register AD to the high-order 2	Skip condition	Carry flag CY	Datailed description
 In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AI comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register Q1) Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1) When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skip clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrup trol register V2) Transfers the contents of A/D control register Q1 to register Q1. 	-	_	In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A.
comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register Q13 = bit 3 of A/D control register Q1) - Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1) - When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skip clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrup trol register V2) - Transfers the contents of A/D control register Q1 to register A. - Transfers the contents of register A to A/D control register Q1.	-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
= 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1) When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skip clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrup trol register V2) Transfers the contents of A/D control register Q1 to register A. Transfers the contents of register A to A/D control register Q1.	-	_	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrup trol register V2) - Transfers the contents of A/D control register Q1 to register A. - Transfers the contents of register A to A/D control register Q1.	-	-	
Transfers the contents of register A to A/D control register Q1.	V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
	_	-	Transfers the contents of A/D control register Q1 to register A.
Transfers the contents of A/D control register Q2 to register A.	-	-	Transfers the contents of register A to A/D control register Q1.
	-	-	Transfers the contents of A/D control register Q2 to register A.
Transfers the contents of register A to A/D control register Q2.	-	-	Transfers the contents of register A to A/D control register Q2.
- Transfers the contents of A/D control register Q3 to register A.	-	-	Transfers the contents of A/D control register Q3 to register A.
- Transfers the contents of register A to A/D control register Q3.	-	-	Transfers the contents of register A to A/D control register Q3.
- No operation; Adds 1 to program counter value, and others remain unchanged.	-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
- Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction	-	-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
Makes the immediate after POF instruction valid by executing the EPOF instruction.	-	-	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1 - Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.	(P) = 1	-	
	(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.	-	_	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
- System reset occurs.	-	_	System reset occurs.

1-146

INSTRUCTION CODE TABLE

1100	11014	COL	<u> </u>	OLL														
D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32	TABP 48*	BML	BML	BL	BL	ВМ	В
1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33	TABP 49*	BML	BML	BL	BL	ВМ	В
2	POF	_	SZB 2	-	_	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34	TABP 50*	BML	BML	BL	BL	ВМ	В
3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35	TABP 51*	BML	BML	BL	BL	вм	В
4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36	TABP 52*	BML	BML	BL	BL	ВМ	В
5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37	TABP 53*	BML	BML	BL	BL	ВМ	В
6	RC	_	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38	TABP 54*	BML	BML	BL	BL	ВМ	В
7	sc	DEY	-	_	_	_	A 7	LA 7	TABP 7	TABP 23	TABP 39	TABP 55*	BML	BML	BL	BL	ВМ	В
8	-	AND	_	SNZ0	LZ 0	_	A 8	LA 8	TABP 8	TABP 24	TABP 40	TABP 56*	BML	BML	BL	BL	ВМ	В
9	-	OR	TDA	SNZ1	LZ 1	_	A 9	LA 9	TABP 9	TABP 25	TABP 41	TABP 57*	BML	BML	BL	BL	ВМ	В
Α	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26	TABP 42	TABP 58*	BML	BML	BL	BL	ВМ	В
В	AMC	_	_	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43	TABP 59*	BML	BML	BL	BL	ВМ	В
С	TYA	СМА	-	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44	TABP 60*	BML	BML	BL	BL	ВМ	В
D	-	RAR	-	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45	TABP 61*	BML	BML	BL	BL	ВМ	В
Е	ТВА	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46	TABP 62*	BML	BML	BL	BL	вм	В
F	-	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47	TABP 63*	BML	BML	BL	BL	ВМ	В
	D9-D4 Hex. notation 0 1 2 3 4 5 6 7 8 9 A B C D	D9-D4 000000 Hex.	D9-D4 000000 00000000000000000000000000000	D9-D4 O00000 000001 000010 Hex. notation 00 01 02 0 NOP BLA O SZB O SZB O 1 SRST CLD SZB 1 SZB O SZB O 2 POF - SZB 2 SZB O SZB O 3 SNZP INY SZB 3 SZD O SEAN 5 EI SD SEAN SEAM SEAM 7 SC DEY - SEAM SEAM SEAM 7 SC DEY - SEAM SEAM SEAM A AND - SEAM SEAM SEAM 7 SC DEY - SEAM SEAM SEAM 6 RC - SEAM SEAM SEAM 7 SC DEY - SEAM SEAM SEAM A AND - SEAM SEAM SEAM A AM TEAB TABE TABE TABE B AMC - SEAM SEAM SEAM C TYA CMA - SEAM SEAM SEAM D - RAR - SEAM SEAM SEAM	Hex. O0	De-D4 000000 000001 000010 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000100 000011 000100 000011 000100 000100 000011 000100 000011 000100 000100 000011 000100 000100 000011 000100 000011 000100 000011 000100 000011 000100 000100 000011 000100 000011 000100 000011 000100 000011 000100 000011 000100 000100 000011 000100 000011 000100 000100 000011 0001000 0001000 000100 000100 000100 000100 000100 000100 0001000 000100 0001000 0001000 0001000 0001000 0001000 0001000 0001000 0001000 0001000 0001000 0001000 00010000 00010000 00010000 00010000 00010000 00010000 00010000 00010000 00010000 00010000 000100000 000100000 000100000 000100000 000100000 000100000 0001000000 000100000 0001000000 0001000000 00010000000 00010000000 00010000000 000100000000	D9-D4 000000 000001 000011 000100 000101 000101 000100 000101 000100 000101 00	D9-D4 000000 000001 000011 000110 00	D9-D4 000000 00001 000011 000101 000111 000	Day	Dep	Dep-Day 000000 000001 000010 000101 000110 000111 001000 001001 001010 001010 000110 000111 001010	Dep-D4 000000 000001 000010 000101 000101 000111 001010 001010 001011 001010 001011 0	Dep-D4 000000 000001 000011 000110 000111 001101 001010 001011 001101 0	Dep-D4 000000 000001 000011 000110 000111 001101 0	Dep-Diagram Dep-Diagram	Dept Dept	Dep-Day 000000 000010 000011 000101 000101 000111 001000 001010 001011 001110 001111 001110 001111 01110 001111 011110 001111 011110 001111 011110 001111 011110 001111 011110 001111 0101110 011110 011111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 010111 010111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 0101111 010111 010111 010111 010111 010111 010111 010111 010111 010111 010111 010111 010111 010111 010111 0101111 010111 010111 010111 010111 010111 010111 0101111 010111 01111 010111 010111 0101111 010111 010111 010111 0101

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word									
BL	1р	paaa	aaaa								
BML	1р	paaa	aaaa								
BLA	1р	pp00	pppp								
BMLA	1p	pp00	pppp								
SEA	00	0111	nnnn								
SZD	00	0010	1011								

Rev.1.00 Aug 06, 2004 REJ09B0175-0100Z • * cannot be used in the M34519M6.

INSTRUCTION CODE TABLE (continued)

1401	1100	1101	OOL	<u> </u>	IDLL	(COI	unue	-u)										1
7/1	09–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	11000
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	-	TW3A	OP0A	T1AB	-	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	-	-	IAP1	TAB2	SNZT2	_	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	TAB3	SNZT3	_	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	T4AB	_	TAI1	IAP3	TAB4	SNZT4	_	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	OP4A	_	TAQ1	TAI2	IAP4	_	_	_	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	OP5A	TPSAB	TAQ2	_	IAP5	TABPS	_	_	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	TQ3A	TMRA	OP6A	_	TAQ3	TAK0	IAP6	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	T4HAB	_	TAPU0	-	-	SNZAD	T4R4L	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	TI2A	TFR0A	TSIAB	_	_	_	TABSI	SNZSI	_	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	_	TFR1A	TADAB	TALA	TAK1	_	TABAD	_	_	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	_	_	TFR2A	_	_	TAK2	-	-	_	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	_	TK0A	TFR3A	TR3AB	TAW1	_	_	_	_	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_	_	TAW2	-	_	_	_	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	-	_	TPU0A	_	TAW3	-	-	-	_	сүск	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	_	TAW4	TAPU1	_	_	_	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	_	_	TR1AB	TAW5	_	_	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word									
BL	1p	paaa	aaaa								
BML	1p	paaa	aaaa								
BLA	1р	pp00	pppp								
BMLA	1p	pp00	pppp								
SEA	00	0111	nnnn								
SZD	00	0010	1011								

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4519 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 23 shows the product of built-in PROM version. Figure 73 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 24 Product of built-in PROM version

Part number	PROM size	RAM size	Package	ROM type		
	(X 10 bits)	(X 4 bits)		The state of the s		
M34519E8FP	8192 words	384 words	42P2R-A	One Time PROM [shipped in blank]		




Fig. 71 Pin configuration of built-in PROM version

(1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

· Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 73.

(2) Notes on handling

- ① A high-voltage is used for writing. Take care that overvoltage is
 not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 74 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

(3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Table 25 Programming adapter

Microcomputer	Name of Programming Adapter
M34519E8FP	PCA7441




Fig. 72 PROM memory map




Fig. 73 Flow of writing and test of the product shipped in blank

CHAPTER 2

APPLICATION

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timers
- 2.4 A/D converter
- 2.5 Serial I/O
- 2.6 Reset
- 2.7 Voltage drop detection circuit
- 2.8 RAM back-up
- 2.9 Oscillation circuit

2.1 I/O pins

The 4519 Group has thirty-five I/O pins.

Port P2 is also used as Serial I/O pins SCK, SOUT, SIN.

Port P30 is also used as INTO input pin.

Port P31 is also used as INT1 input pin.

Port P4 is also used as analog input pins AIN4-AIN7.

Port P6 is also used as analog input pins AIN0-AIN3.

Port D6 is also used as CNTR0 I/O pin.

Port D7 is also used as CNTR1 I/O pin.

This section describes each port I/O function, related registers, application example using each port function and notes.

2.1.1 I/O ports

(1) Port P0

Port P0 is a 4-bit I/O port.

Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

Input

In the following conditions, the pin state of port P0 is transferred as input data to register A when the **IAP0** instruction is executed.

- Set bit FR00 or bit FR01 of register FR0 to "0" according to the port to be used.
- Set the output latch of specified port P0i (i=0, 1, 2 or 3) to "1" with the OP0A instruction.

If FR00 or FR01 is "0" and the output latch is "0", "0" is output to specified port P0.

If FR00 or FR01 is "1", the output latch value is output to specified port P0.

Output

The contents of register A is set to the output latch with the **OP0A** instruction, and is output to port P0.

N-channel open-drain or CMOS can be selected as the output structure of port P0 in 2 bits unit by setting FR00 or FR01.

(2) Port P1

Port P1 is a 4-bit I/O port.

Port P1 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU1.

Input

In the following conditions, the pin state of port P1 is transferred as input data to register A when the IAP1 instruction is executed.

- Set bit FR02 or bit FR03 of register FR0 to "0" according to the port to be used.
- Set the output latch of specified port P1i (i=0, 1, 2 or 3) to "1" with the OP1A instruction.

If FR02 or FR03 is "0" and the output latch is "0", "0" is output to specified port P1.

If FR02 or FR03 is "1", the output latch value is output to specified port P1.

Output

The contents of register A is set to the output latch with the **OP1A** instruction, and is output to port P1.

N-channel open-drain or CMOS can be selected as the output structure of port P1 in 2 bits unit by setting FR02 or FR03.

(3) Port P2

Port P2 is a 3-bit I/O port.

P20-P23 are also used as serial I/O pins Sck, Sout, Sin.

Input

In the following condition, the pin state of port P2 is transferred as input data to register A when the IAP2 instruction is executed.

• Set the output latch of specified port P2i (i=0, 1 or 2) to "1" with the **OP2A** instruction. If the output latch is "0", "0" is output to specified port P2.

Output

The contents of register A is set to the output latch with the **OP2A** instruction, and is output to port P2.

The output structure is an N-channel open-drain.

- Notes 1: Port P20 is also used as the serial I/O pin Sck. Accordingly, when port P20 is used as an input/output port, set bits J11 and J10 of register J1 to "002". Also, set bits J13 and J12 of register J1 to "002", "012" or "102".
 - 2: Port P21 is also used as the serial I/O pin SOUT. Accordingly, when port P21 is used as an input/output port, set bits J11 and J10 of register J1 to "002" or "102".
 - **3:** Port P22 is also used as the serial I/O pin SIN. Accordingly, when port P22 is used as an input/output port, set bits J11 and J10 of register J1 to "002" or "102".

(4) Port P3

Port P3 is a 4-bit I/O port.

P30 is also used as INT0 input pin and P31 is also used as INT1 input pin.

Also, the key-on wakeup function of INT0 and INT1 can be turned ON/OFF by setting bits K20 and K22 of register K2.

Input

In the following condition, the pin state of port P3 is transferred as input data to register A when the IAP3 instruction is executed.

• Set the output latch of specified port P3i (i=0, 1, 2 or 3) to "1" with the **OP3A** instruction. If the output latch is "0", "0" is output to specified port P3.

Output

The contents of register A is set to the output latch with the **OP3A** instruction, and is output to port P3.

The output structure is an N-channel open-drain.

(5) Port P4

Port P4 is a 4-bit I/O port.

Port P40-P43 are also used as analog input pins AIN4-AIN7.

Input

In the following conditions, the pin state of port P4 is transferred as input data to register A when the IAP4 instruction is executed.

• Set the output latch of specified port P4i (i=0, 1, 2 or 3) to "1" with the **OP4A** instruction. If the output latch is "0", "0" is output to specified port P4.

Output

The contents of register A is set to the output latch with the **OP4A** instruction, and is output to port P4.

The output structure is an N-channel open-drain.

(6) Port P5

Port P5 is a 4-bit I/O port.

Input

In the following conditions, the pin state of port P5 is transferred as input data to register A when the **IAP5** instruction is executed.

- Set bit FR3i (i=0, 1, 2 or 3) of register FR3 to "0" according to the port to be used.
- Set the output latch of specified port P5i (i=0, 1, 2 or 3) to "1" with the OP5A instruction.

If FR3i is "0" and the output latch is "0", "0" is output to specified port P5.

If FR3i is "1", the output latch value is output to specified port P5.

Output

The contents of register A is set to the output latch with the **OP5A** instruction, and is output to port P5.

N-channel open-drain or CMOS can be selected as the output structure of port P5 in 2 bits unit by setting FR3i.

(7) Port P6

Port P6 is a 4-bit I/O port.

Port P60-P63 are also used as analog input pins AIN0-AIN3.

Input

In the following conditions, the pin state of port P6 is transferred as input data to register A when the **IAP6** instruction is executed.

• Set the output latch of specified port P6i (i=0, 1, 2 or 3) to "1" with the **OP6A** instruction. If the output latch is "0", "0" is output to specified port P6.

Output

The contents of register A is set to the output latch with the **OP6A** instruction, and is output to port P6.

The output structure is an N-channel open-drain.

(8) Port D

Ports D0-D7 are eight independent I/O ports. Port D6 is also used as CNTR0 I/O pin. Port D7 is also used as CNTR1 I/O pin.

■ Input/output of port D

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D₀–D₇, select one of port D with the register Y of the data pointer first.

Input

The pin state of port D can be obtained with the SZD instruction.

In the following conditions, if the pin state of port Dj (j=0, 1, 2, 3, 4, 5, 6 or 7) is "0" when the **SZD** instruction is executed, the next instruction is skipped. If it is "1" when the **SZD** instruction is executed, the next instruction is executed.

- Set bit i (i=0,1,2 or 3) of register FR1 or FR2 to "0" according to the port to be used.
- Set the output latch of specified port Dj to "1" with the SD instruction.

If FR1i or FR2i is "0" and the output latch is "0", "0" is output to specified port D. If FR1i or FR2i is "1", the output latch value is output to specified port D.

Output

Set the output level to the output latch with the SD, CLD and RD instructions.

The state of pin enters the high-impedance state when the SD instruction is executed.

All port D enter the high-impedance state or "H" level state when the **CLD** instruction is executed. The state of pin becomes "L" level when the **RD** instruction is executed.

N-channel open-drain or CMOS can be selected as the output structure of ports D0–D7 in 1 bit unit by setting registers FR1, FR2.

- Notes 1: When the SD and RD instructions are used, do not set "10002" or more to register Y.
 - 2: Port D6 is also used as CNTR0 pin. Accordingly, when using port D6, set bit 0 (W60) of register W6 to "0."
 - 3: Port D7 is also used as CNTR1 pin. Accordingly, when using port D7, set bit 3 (W43) of register W4 to "0."

2.1 I/O pins 4519 Group

2.1.2 Related registers

(1) Timer control register W4

Table 2.1.1 shows the timer control register W4.

Set the contents of this register through register A with the TW4A instruction.

The contents of register W4 is transferred to register A with the TAW4 instruction.

Table 2.1.1 Timer control register W4

	Fimer control register W4	at res	et: 00002	at RAM back-up : state retained	R/W				
W43	D7/CNTR1 pin function selection	0	D7 (I/O) / CNTR1 (input)						
VV43	bit	1	CNTR1 (I/C	D) / D7 (input)					
W42	PWM signal "H" interval	0	PWM signa	l "H" interval expansion function i	nvalid				
VV42	expansion function control bit	1	PWM signal "H" interval expansion function valid						
W41	Timer 4 control bit	0	Stop (state	retained)					
VV41	Timer 4 control bit	1	Operating						
W40	Timer 4 count source selection bit	0	XIN input						
VV40	Timer 4 count source selection bit	1	Prescaler o	output (ORCLK) divided by 2					

Notes 1: "R" represents read enabled, and "W" represents write enabled.

(2) Timer control register W6

Table 2.1.2 shows the timer control register W6.

Set the contents of this register through register A with the TW6A instruction.

The contents of register W6 is transferred to register A with the TAW6 instruction.

Table 2.1.2 Timer control register W6

	imer control register W6	at res	et: 00002	at RAM back-up : state retained	R/W					
W63	CNTR1 pin input count edge	0	Falling edge							
VV 03	selection bit	1	Rising edge	9						
W62	CNTR0 pin input count edge	0	Falling edge							
VVO2	selection bit	1	Rising edge							
W61	CNTR1 output auto-control circuit	0	CNTR1 out	put auto-control circuit not selecte	d					
VVOI	selection bit	1	CNTR1 out	put auto-control circuit selected						
W60	D6/CNTR0 pin function selection	0	D6(I/O)/CNTR0 input							
	bit (Note 2)	1	CNTR0 inp	ut/output/D6 (input)						

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} When setting the port, W42-W40 are not used.

^{2:} When setting the port, W63-W61 are not used.

(3) Serial I/O control register J1

Table 2.1.3 shows the serial I/O control register J1.

Set the contents of this register through register A with the TJ1A instruction.

The contents of register J1 is transferred to register A with the TAJ1 instruction.

Table 2.1.3 Serial I/O control register J1

Se	rial I/O control register J1	at	res	et: 00002	at RAM back-up : state retained	R/W
		J13	J12		Synchronous clock	
J1 3	Carial I/O avrachmenava alaak	0	0	Instruction	clock (INSTCK) divided by 8	
	Serial I/O synchronous clock	0	1	Instruction	clock (INSTCK) divided by 4	
J12	selection bits	1	0	Instruction	clock (INSTCK) divided by 2	
		1	1	External clo	ock (Scк input)	
		J11	J1 0		Port function	
J11	Serial I/O port function selection	0	0	P20, P21, F	P22 selected/SCK, SOUT, SIN not sele	cted
-	bits	0	1	SCK, SOUT,	P22 selected/P20, P21, SIN not sele	cted
J1 0		1	0	SCK, P21, S	SIN selected/P20, SOUT, P22 not sele	cted
		1	1	SCK, SOUT,	SIN selected/P20, P21, P22 not sele	cted

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, J13-J12 are not used.

(4) A/D control register Q2

Table 2.1.4 shows the A/D control register Q2.

Set the contents of this register through register A with the TQ2A instruction.

The contents of register Q2 is transferred to register A with the TAQ2 instruction.

Table 2.1.4 A/D control register Q2

	A/D control register Q2	at res	et: 00002	at RAM back-up : state retained	R/W
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/	0	P40, P41, F	P42, P43	
QZ3	AIN7 pin function selection bit	1	AIN4, AIN5,	AIN6, AIN7	
Q22	P62/AIN2, P63/AIN3 pin function	0	P62, P63		
QZZ	selection bit	1	AIN2, AIN3		
Q21	D64/AIN4 pin function colorion bit	0	P61		
QZI	P61/AIN1 pin function selection bit	1	AIN1		
Q20	P60/AIN0 pin function selection bit	0	P60		
Q20 	Programo pin function selection bit	1	AIN0		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN3-AIN0, set register Q1 after setting register Q2.

(5) Pull-up control register PU0

Table 2.1.5 shows the pull-up control register PU0.

Set the contents of this register through register A with the TPU0A instruction.

The contents of register PU0 is transferred to register A with the TAPU0 instruction.

Table 2.1.5 Pull-up control register PU0

Pull-up control register PU0 at re		at res	et: 00002	at RAM back-up : state retained	R/W
PU03	P03 pin	0	Pull-up tran	sistor OFF	
PU03	pull-up transistor control bit	1 Pull-up transistor ON		sistor ON	
PU02	P02 pin	0	Pull-up transistor OFF		
PU02	pull-up transistor control bit		Pull-up transistor ON		
PU01	P01 pin	0	Pull-up transistor OFF		
PU01	pull-up transistor control bit		Pull-up transistor ON		
DLIO	P0o pin	0	Pull-up tran	sistor OFF	
PU00	pull-up transistor control bit	1	Pull-up tran	sistor ON	

Note: "R" represents read enabled, and "W" represents write enabled.

(6) Pull-up control register PU1

Table 2.1.6 shows the pull-up control register PU1.

Set the contents of this register through register A with the TPU1A instruction.

The contents of register PU1 is transferred to register A with the TAPU1 instruction.

Table 2.1.6 Pull-up control register PU1

P	Pull-up control register PU1		et: 00002	at RAM back-up : state retained	R/W
PU13	P13 pin	0	Pull-up trar	nsistor OFF	
PU13	pull-up transistor control bit	1 Pull-up transistor ON		nsistor ON	
PU12	P12 pin	0	Pull-up transistor OFF		
PU 12	pull-up transistor control bit		Pull-up trar	nsistor ON	
PU11	P11 pin	0	Pull-up transistor OFF		
PUII	pull-up transistor control bit	1	Pull-up trar	nsistor ON	
PU10	P1o pin	0	Pull-up trar	nsistor OFF	
F U 10	pull-up transistor control bit	1	Pull-up trar	nsistor ON	

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Port output structure control register FR0

Table 2.1.7 shows the port output structure control register FR0. Set the contents of this register through register A with the **TFR0A** instruction.

Table 2.1.7 Port output structure control register FR0

Port out	put structure control register FR0	at res	et: 00002	at RAM back-up : state retained	W
FR03	Ports P12, P13	0	N-channel	open-drain output	
FKU3	output structure selection bit	1 CMOS output			
FR02	Ports P10, P11	0	N-channel open-drain output		
FRU2	output structure selection bit		CMOS output		
FR01	Ports P02, P03	0	N-channel open-drain output		
FRUT	output structure selection bit 1		CMOS output		
FR00	Ports P01, P00	0	0 N-channel open-drain output		
- KUU	output structure selection bit	1	CMOS outp	out	

Note: "W" represents write enabled.

(8) Port output structure control register FR1

Table 2.1.8 shows the port output structure control register FR1. Set the contents of this register through register A with the **TFR1A** instruction.

Table 2.1.8 Port output structure control register FR1

Port output structure control register FR1		at reset : 00002		at RAM back-up : state retained	W	
FR13	Port D3	0	N-channel	open-drain output		
FK13	output structure selection bit	1 CMOS output		out		
FR12	Port D2	0	N-channel open-drain output			
FK12	output structure selection bit	1	CMOS output			
	Port D1	0	N-channel open-drain output			
FK11	FR11 output structure selection bit		CMOS output			
FR10	Port Do	0	0 N-channel open-drain output			
-K10	output structure selection bit	1	CMOS outp	out		

Note: "W" represents write enabled.

2.1 I/O pins 4519 Group

(9) Port output structure control register FR2

Table 2.1.9 shows the port output structure control register FR2. Set the contents of this register through register A with the TFR2A instruction.

Table 2.1.9 Port output structure control register FR2

Port out	put structure control register FR2	at res	et: 00002	at RAM back-up : state retained	W
FR23	Port D7/CNTR1	0	N-channel	open-drain output	
FR23	output structure selection bit	1	1 CMOS output		
FR22	Port D6/CNTR0	0	N-channel open-drain output		
FRZ2	output structure selection bit		CMOS output		
FR21	Port D5	0	N-channel open-drain output		
FRZT	output structure selection bit		CMOS output		
FR20	Port D4	0	N-channel	open-drain output	
FR20	output structure selection bit	1	CMOS outp	out	

Note: "W" represents write enabled.

(10) Port output structure control register FR3

Table 2.1.10 shows the port output structure control register FR3. Set the contents of this register through register A with the TFR3A instruction.

Table 2.1.10 Port output structure control register FR3

Port output structure control register FR3		at reset : 00002		at RAM back-up : state retained	W
FR33	Port P53	0	N-channel	open-drain output	
FR33	output structure selection bit	1 CMOS output			
FR32	Port P52	0	N-channel open-drain output		
FR32	output structure selection bit		CMOS output		
FR31	Port P51	0	N-channel open-drain output		
FR31	output structure selection bit	bit 1 CMOS out		output	
FR30	Port P50	0	N-channel	open-drain output	
FK30	output structure selection bit	1	CMOS outp	out	

Note: "W" represents write enabled.

2-11

4519 Group 2.1 I/O pins

(11) Key-on wakeup control register K0

Table 2.1.11 shows the key-on wakeup control register K0. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction.

Table 2.1.11 Key-on wakeup control register K0

Key-	on wakeup control register K0	at reset : 00002		at RAM back-up : state retained	R/W
K03	Pins P12, P13	0	Key-on wal	keup not used	
KU3	key-on wakeup control bit	1	Key-on wakeup used		
K02	Pins P10, P11	0	Key-on wakeup not used		
KU2	key-on wakeup control bit	1	Key-on wal	keup used	
K01	Pins P02, P03	0	Key-on wakeup not used		
KUT	key-on wakeup control bit	1	Key-on wal	keup used	
K00	Pins P00, P01	0	Key-on wal	keup not used	
NO0	key-on wakeup control bit	1	Key-on wal	keup used	

Note: "R" represents read enabled, and "W" represents write enabled.

(12) Key-on wakeup control register K2

Table 2.1.12 shows the key-on wakeup control register K2. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.1.12 Key-on wakeup control register K2

Rev.1.00 Aug 06, 2004 REJ09B0175-0100Z

Key-c	on wakeup control register K2	at res	et: 00002	at RAM back-up : state retained	R/W
K23	INT1 pin return condition	0	Return by I	evel	
N23	selection bit	1	Return by edge		
K22	INT1 pin key-on wakeup control	0	Key-on wakeup invalid		
NZ2	bit	1	1 Key-on wakeup valid		
K21	INTO pin return condition	0	Returned by level		
N21	selection bit	1	Returned by edge		
K20	INT0 pin key-on wakeup control	0	Key-on wakeup invalid		
N20	bit	1	Key-on wak	eup valid	

Note: "R" represents read enabled, and "W" represents write enabled.

2.1.3 Port application examples

(1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an N-channel open-drain and port P0 has the pull-up resistor.

Outline: The connecting required external part is just keys.

Specifications: Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.




Fig. 2.1.1 Key input by key scan




Fig. 2.1.2 Key scan input timing

2.1.4 Notes on use

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0", "L" level can be input.

As for the port which has the output structure selection function, select the N-channel open-drain output structure.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the Vss line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNVss pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVss/VPP pin to Vss through an approximate 5 $k\Omega$ resistor which is connected to the CNVss/VPP pin at the shortest distance.

(3) Multifunction

- Be careful that the output of ports P30 and P31 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports P20-P22 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D6 can be used even when input of CNTR0 pin is selected.
- Be careful that the input of port D6 can be used even when output of CNTR0 pin is selected.
- Be careful that the input/output of port D7 can be used even when input of CNTR1 pin is selected.
- Be careful that the input of port D7 can be used even when output of CNTR1 pin is selected.

(4) Connection of unused pins

Table 2.1.13 shows the connections of unused pins.

(5) SD, RD, SZD instructions

When the SD, RD, or SZD instructions is used, do not set "10002" or more to register Y.

(6) Port P30/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INTO pin to be disabled, be careful about the following note.

• When the input of INTO pin is disabled (register I13 = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

(7) Port P31/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I23 = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

Table 2.1.13 Connections of unused pins

Pin	Connection	Usage condition	
XIN	Open.	Internal oscillator is selected.	(Note 1)
Xout	Open.	Internal oscillator is selected.	(Note 1)
		RC oscillator is selected.	(Note 2)
		External clock input is selected for main clock.	(Note 3)
D0-D5	Open.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)
		The pull-up function is not selected.	(Note 4)
		The key-on wakeup function is not selected.	(Note 6)
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)
		The pull-up function is not selected.	(Note 4)
		The key-on wakeup function is not selected.	(Note 7)
P20/Sck	Open.	Scк pin is not selected.	
	Connect to Vss.		
P21/Sout	Open.		
	Connect to Vss.		
P22/SIN	Open.	SIN pin is not selected.	
	Connect to Vss.		
P30/INT0	Open.	"0" is set to output latch.	
	Connect to Vss.		
P31/INT1	Open.	"0" is set to output latch.	
	Connect to Vss.		
P32, P33	Open.		
	Connect to Vss.		
P40/AIN4-P43/			
AIN7	Connect to Vss.		
P50-P53	Open.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	
P60/AIN0-P63/	Open.		
AIN3	Connect to Vss.		

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG 0=0, MR0=1).

- 2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
 - In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
 - Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
- 3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports D0–D5 and the pull-up function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.

2.2 Interrupts

The 4519 Group has eight interrupt sources: external (INT0, INT1), timer 1, timer 2, timer 3, timer 4, A/D and serial I/O.

This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

2.2.1 Interrupt functions

(1) External 0 interrupt (INT0)

The interrupt request occurs by the change of input level of INTO pin.

The interrupt valid waveform can be selected by the bits 1 and 2, and the INT0 pin input is controlled by the bit 3 of the interrupt control register I1.

■ External 0 interrupt INT0 processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZ0** instruction is valid when the bit 0 of register V1 is set to "0."

(2) External 1 interrupt (INT1)

The interrupt request occurs by the change of input level of INT1 pin.

The interrupt valid waveform can be selected by the bits 1 and 2, and the INT1 pin input is controlled by the bit 3 of the interrupt control register I2.

■ External 1 interrupt INT1 processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 1 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 1 interrupt occurs, the interrupt processing is executed from address 2 in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZ1** instruction is valid when the bit 1 of register V1 is set to "0."

(3) Timer 1 interrupt

The interrupt request occurs by the timer 1 underflow.

■ Timer 1 interrupt processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZT1** instruction is valid when the bit 2 of register V1 is set to "0."

(4) Timer 2 interrupt

The interrupt request occurs by the timer 2 underflow.

■ Timer 2 interrupt processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZT2** instruction is valid when the bit 3 of register V1 is set to "0."

(5) Timer 3 interrupt

The interrupt request occurs by the timer 3 underflow.

■ Timer 3 interrupt processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 3 interrupt occurs, the interrupt processing is executed from address 8 in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZT3** instruction is valid when the bit 0 of register V2 is set to "0."

(6) Timer 4 interrupt

The interrupt request occurs by the timer 4 underflow.

■ Timer 4 interrupt processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 1 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 4 interrupt occurs, the interrupt processing is executed from address A in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZT4** instruction is valid when the bit 1 of register V2 is set to "0."

(7) A/D interrupt

The interrupt request occurs by the completion of A/D conversion.

■ A/D interrupt processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the A/D interrupt occurs, the interrupt processing is executed from address C in page 1.

• When the interrupt is not used The interrupt is disabled and the SNZAD instruction is valid when the bit 2 of register V2 is set to "0."

(8) Serial I/O interrupt

The interrupt request occurs by the completion of serial I/O transmit/receive.

■ Serial I/O interrupt processing

When the interrupt is used

The interrupt occurrence is enabled when the bit 3 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the serial I/O interrupt occurs, the interrupt processing is executed from address E in page 1.

When the interrupt is not used

The interrupt is disabled and the **SNZSI** instruction is valid when the bit 3 of register V2 is set to "0."

2.2.2 Related registers

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable.

Interrupts are enabled when INTE flag is set to "1" with the **EI** instruction and disabled when INTE flag is cleared to "0" with the **DI** instruction.

When any interrupt occurs while the INTE flag is "1", the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the **EI** instruction is executed.

Note: The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

(2) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit

Each interrupt request flag is cleared to "0" when either;

- •an interrupt occurs, or
- •the next instruction is skipped with a skip instruction.

(3) Interrupt control register V1

Table 2.2.1 shows the interrupt control register V1.

Set the contents of this register through register A with the TV1A instruction.

In addition, the TAV1 instruction can be used to transfer the contents of register V1 to register A.

Table 2.2.1 Interrupt control register V1

In	terrupt control register V1	at res	et: 00002	at RAM back-up : 00002 R/W
V13	Timer 2 interrupt enable bit	0	Interrupt dis	sabled (SNZT2 instruction is valid)
V 13	Timer 2 interrupt enable bit	1	Interrupt en	abled (SNZT2 instruction is invalid) (Note 2)
\/10	V12 Timer 1 interrupt enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)
V 12		1	Interrupt en	abled (SNZT1 instruction is invalid) (Note 2)
V11	External 1 interrupt anable hit	0	Interrupt dis	sabled (SNZ1 instruction is valid)
V 11	V11 External 1 interrupt enable bit	1	Interrupt er	abled (SNZ1 instruction is invalid) (Note 2)
V10	External 0 interrupt enable bit	0	Interrupt dis	sabled (SNZ0 instruction is valid)
V 10		1	Interrupt er	abled (SNZ0 instruction is invalid) (Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

(4) Interrupt control register V2

Table 2.2.2 shows the interrupt control register V2.

Set the contents of this register through register A with the TV2A instruction.

In addition, the TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 2.2.2 Interrupt control register V2

In	nterrupt control register V2	at res	et: 00002	at RAM back-up : 00002 R/	W
V23	Serial I/O interrupt enable bit	0	Interrupt di	sabled (SNZSI instruction is valid)	
V Z 3	(Note 2)	1	Interrupt er	nabled (SNZSI instruction is invalid) (Not	e 2)
V22	A/D interrupt anable bit	0	Interrupt di	sabled (SNZAD instruction is valid)	
V Z Z	A/D interrupt enable bit	1	Interrupt en	nabled (SNZAD instruction is invalid) (Not	e 2)
V21	Timer 4 interrupt anable bit	0	Interrupt di	sabled (SNZT4 instruction is valid)	
VZI	Timer 4 interrupt enable bit	1	Interrupt en	nabled (SNZT4 instruction is invalid) (Not	e 2)
V20	Timer 2 interrupt anable bit	0	Interrupt di	sabled (SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt en	nabled (SNZT3 instruction is invalid) (Not	e 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

(5) Interrupt control register I1

Table 2.2.3 shows the interrupt control register I1.

Set the contents of this register through register A with the TI1A instruction.

In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 2.2.3 Interrupt control register I1

- 1	Interrupt control register I1		et: 00002	at RAM back-up : state retained	R/W
112	I13 INTO pin input control bit (Note 2)	0	INT0 pin in	put disabled	
113	INTO pin input control bit (Note 2)	1	INTO pin in	put enabled	
	Interrupt valid waveform for INT0 pin/return level selection bit (Note 2)	0	Falling wav	reform /"L" level ("L" level is recogni	zed with
110		0	the SNZIO instruction)		
112		4	Rising wave	eform /"H" level ("H" level is recogni	zed with
		1	the SNZIO	instruction)	
 111	INT0 pin edge detection circuit	0	One-sided	edge detected	
111	control bit	1	Both edges	detected	
I10	INT0 pin Timer 1 count start	0	Timer 1 co	unt start synchronous circuit not se	lected
110	synchronous circuit selection bit	1 Timer 1 cou		unt start synchronous circuit selecte	ed

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set to "1". Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

^{2:} These instructions are equivalent to the NOP instruction.

(6) Interrupt control register I2

Table 2.2.4 shows the interrupt control register I2.

Set the contents of this register through register A with the TI2A instruction.

In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 2.2.4 Interrupt control register I2

1	Interrupt control register I2		et: 00002	at RAM back-up : state retained	R/W	
I23 INT1 pin input control bit (Note 2)	0	INT1 pin in	put disabled			
123	(Note 2)	1	INT1 pin in	NT1 pin input enabled		
	Interrupt valid waveform for INT1 I22 pin/return level selection bit (Note 2)	0	Falling wav	reform /"L" level ("L" level is recogn	ized with	
120		U	the SNZI1 instruction)			
122		1	Rising wave	eform /"H" level ("H" level is recogn	ized with	
			the SNZI1	instruction)		
l2 ₁	INT1 pin edge detection circuit	0	One-sided	edge detected		
121	control bit	1	Both edges detected			
I20	INT1 pin Timer 3 count start	0	Timer 3 co	unt start synchronous circuit not se	lected	
120	synchronous circuit selection bit	1	Timer 3 co	unt start synchronous circuit select	ed	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set to "1". Accordingly, clear EXF1 flag with the SNZ1 instruction when the bit 1 (V11) of register V1 to "0". In this time, set the NOP instruction after the SNZ1 instruction, for the case when a skip is performed with the SNZ1 instruction.

2.2.3 Interrupt application examples

(1) External 0 interrupt

The INT0 pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of falling edge ("H" \rightarrow "L"), rising edge ("L" \rightarrow "H") and both edges ("H" \rightarrow "L" or "L" \rightarrow "H").

Outline: An external 0 interrupt can be used by dealing with the falling edge ("H" \rightarrow "L"), rising edge ("L" \rightarrow "H") and both edges ("H" \rightarrow "L" or "L" \rightarrow "H") as a trigger.

Specifications: An interrupt occurs by the change of an external signal edge (both edges: "H" \rightarrow "L" or "L" \rightarrow "H").

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

(2) External 1 interrupt

The INT1 pin is used for external 1 interrupt, of which valid waveforms can be chosen, which can recognize the change of falling edge ("H" \rightarrow "L"), rising edge ("L" \rightarrow "H") and both edges ("H" \rightarrow "L" or "L" \rightarrow "H").

Outline: An external 1 interrupt can be used by dealing with the falling edge ("H" \rightarrow "L"), rising edge ("L" \rightarrow "H") and both edges ("H" \rightarrow "L" or "L" \rightarrow "H") as a trigger.

Specifications: An interrupt occurs by the change of an external signal edge (falling edge: "H"→"L").

Figure 2.2.3 shows an operation example of an external 1 interrupt, and Figure 2.2.4 shows a setting example of an external 1 interrupt.

(3) Timer 1 interrupt

Constant period interrupts by a setting value to timer 1 can be used.

Outline: The constant period interrupts by the timer 1 underflow signal can be used.

Specifications: Timer 1 divides the system clock frequency = 2.0 MHz, and the timer 1 interrupt occurs every 0.25 ms.

Figure 2.2.5 shows a setting example of the timer 1 constant period interrupt.

(4) Timer 2 interrupt

Constant period interrupts by a setting value to timer 2 can be used.

Outline: The constant period interrupts by the timer 2 underflow signal can be used.

Specifications: Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every 1 ms.

Figure 2.2.6 shows a setting example of the timer 2 constant period interrupt.

(5) Timer 3 interrupt

Constant period interrupts by a setting value to timer 3 can be used.

Outline: The constant period interrupts by the timer 3 underflow signal can be used.

Specifications: Prescaler and timer 3 divide the system clock frequency = 6.0 MHz, and the timer 3 interrupt occurs every 1 ms.

Figure 2.2.7 shows a setting example of the timer 3 constant period interrupt.

(6) Timer 4 interrupt

Constant period interrupts by a setting value to timer 4 can be used.

Outline: The constant period interrupts by the timer 4 underflow signal can be used.

Specifications: Timer 4 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 4 interrupt occurs every 50 ms.

Figure 2.2.8 shows a setting example of the timer 4 constant period interrupt.




Fig. 2.2.1 External 0 interrupt operation example




Fig. 2.2.2 External 0 interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.




Fig. 2.2.3 External 1 interrupt operation example




Fig. 2.2.4 External 1 interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.




Fig. 2.2.5 Timer 1 constant period interrupt setting example




Fig. 2.2.6 Timer 2 constant period interrupt setting example




Fig. 2.2.7 Timer 3 constant period interrupt setting example




Fig. 2.2.8 Timer 4 constant period interrupt setting example

2.2.4 Notes on use

(1) Setting of INT0 interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P30/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 2 of register I1 is changed.

(2) Setting of INT0 pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P30/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 3 of register I1 is changed.

(3) Setting of INT1 interrupt valid waveform

Set a value to the bit 2 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P31/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 2 of register I2 is changed.

(4) Setting of INT1 pin input control

Set a value to the bit 3 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P31/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 3 of register I2 is changed.

(5) Multiple interrupts

Multiple interrupts cannot be used in the 4519 Group.

(6) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(7) P30/INT0 pin

When the external interrupt input pin INTO is used, set the bit 3 of register I1 to "1".

Even in this case, port P30 I/O function is valid.

Also, the EXF0 flag is set to "1" when bit 3 of register I1 is set to "1" by input of a valid waveform (valid waveform causing external 0 interrupt) even if it is used as an I/O port P30.

The input threshold characteristics (VIH/VIL) are different between INTO pin input and port P30 input. Accordingly, note this difference when INTO pin input and port P30 input are used at the same time.

(8) P31/INT1 pin

When the external interrupt input pin INT1 is used, set the bit 3 of register I2 to "1".

Even in this case, port P31 I/O function is valid.

Also, the EXF1 flag is set to "1" when bit 3 of register I2 is set to "1" by input of a valid waveform (valid waveform causing external 1 interrupt) even if it is used as an I/O port P31.

The input threshold characteristics (VIH/VIL) are different between INT1 pin input and port P31 input. Accordingly, note this difference when INT1 pin input and port P31 input are used at the same time.

(9) POF instruction

When the **POF** instruction is executed continuously after the **EPOF** instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction continuously.

2.3 Timers 4519 Group

2.3 Timers

The 4519 Group has four 8-bit timers (each has a reload register) and the watchdog timer function. This section describes individual types of timers, related registers, application examples using timers and notes.

2.3.1 Timer functions

- (1) Timer 1
 - **■** Timer operation

(Timer 1 has the timer 1 count start trigger function from P3o/INT0 pin input)

- (2) Timer 2
 - **■** Timer operation
- (3) Timer 3
 - **■** Timer operation

(Timer 3 has the timer 3 count start trigger function from P31/INT1 pin input)

- (4) Timer 4
 - **■** Timer operation

(Timer 4 has the PWM output function)

- (5) Watchdog timer
 - Watchdog function

Watchdog timer provides a method to reset the system when a program run-away occurs. System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the WRST instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the next instruction is skipped and then, the WDF1 flag is cleared to "0".

2.3.2 Related registers

(1) Interrupt control register V1

Table 2.3.1 shows the interrupt control register V1.

Set the contents of this register through register A with the TV1A instruction.

In addition, the TAV1 instruction can be used to transfer the contents of register V1 to register A.

Table 2.3.1 Interrupt control register V1

In	Interrupt control register V1		et: 00002	at RAM back-up : 00002 R/W
V13	V/4 Times O intermed analys hit		Interrupt dis	sabled (SNZT2 instruction is valid)
V 13	Timer 2 interrupt enable bit	1	Interrupt en	abled (SNZT2 instruction is invalid) (Note 2)
\/10	V12 Timer 1 interrupt enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)
V 12		1	Interrupt en	abled (SNZT1 instruction is invalid) (Note 2)
V11	External 1 interrupt anable bit	0	Interrupt dis	sabled (SNZ1 instruction is valid)
V 1 1	External 1 interrupt enable bit	1	Interrupt en	nabled (SNZ1 instruction is invalid) (Note 2)
V10	External 0 interrupt anable bit	0	Interrupt dis	sabled (SNZ0 instruction is valid)
V 10	External 0 interrupt enable bit	1	Interrupt en	nabled (SNZ0 instruction is invalid) (Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: These instructions are equivalent to the NOP instruction.
- 3: When timer is used, V11 and V10 are not used.

(2) Interrupt control register V2

Table 2.3.2 shows the interrupt control register V2.

Set the contents of this register through register A with the TV2A instruction.

In addition, the TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 2.3.2 Interrupt control register V2

In	Interrupt control register V2		et: 00002	at RAM back-up : 00002	R/W
V23	V22 Social I/O interrupt anable bit	0	Interrupt dis	sabled (SNZSI instruction is valid)	
V Z 3	Serial I/O interrupt enable bit	1	Interrupt en	abled (SNZSI instruction is invalid)	(Note 2)
1/20	V22 A/D interrupt enable bit	0	Interrupt dis	sabled (SNZAD instruction is valid)	
V Z Z		1	Interrupt ena	abled (SNZTAD instruction is invalid)	(Note 2)
V21	Times 4 interrupt anable bit	0	Interrupt dis	sabled (SNZT4 instruction is valid)	
V Z 1	Timer 4 interrupt enable bit	1	Interrupt en	abled (SNZT4 instruction is invalid)	(Note 2)
V20	Timer 2 interrupt enable hit	0	Interrupt dis	sabled (SNZT3 instruction is valid)	
V Z 0	Timer 3 interrupt enable bit	1	Interrupt en	abled (SNZT3 instruction is invalid)	(Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: These instructions are equivalent to the NOP instruction.
- 3: When timer is used, V23 and V22 is not used.

(3) Interrupt control register I1

Table 2.3.3 shows the interrupt control register I1.

Set the contents of this register through register A with the TI1A instruction.

In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 2.3.3 Interrupt control register I1

lı	Interrupt control register I1		et: 00002	at RAM back-up : state retained	R/W
110	I13 INT0 pin input control bit (Note 2)	0	INT0 pin in	put disabled	
113	in 10 pin input control bit (Note 2)	1	INT0 pin in	put enabled	
	Interrupt valid waveform for INT0 I12 pin/return level selection bit	0	Falling wav	reform/"L" level ("L" level is recogni	zed with
l 1 2		U	the SNZIO instruction)		
112	(Note 2)	1	Rising wave	eform/"H" level ("H" level is recogni	zed with
	(Note 2)		the SNZIO	instruction)	
I1 ₁	INT0 pin edge detection circuit	0	One-sided	edge detected	
	control bit	1	Both edges	detected	
	INTO pin Timer 1 count start	0	Timer 1 co	unt start synchronous circuit not se	lected
	synchronous circuit selection bit	1	Timer 1 co	unt start synchronous circuit selecte	ed

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the **SNZ0** instruction when the bit 0 (V10) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZ0** instruction, for the case when a skip is performed with the **SNZ0** instruction.

(4) Interrupt control register I2

Table 2.3.4 shows the interrupt control register I2.

Set the contents of this register through register A with the TI2A instruction.

In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 2.3.4 Interrupt control register I2

Interrupt control register I2 INT1 pin input control bit (Note 2) INT1 pin input control bit (Note 2) Interrupt valid waveform for INT1 pin/return level selection bit (Note 2) INT1 pin edge detection circuit control bit INT1 pin edge detection circuit control bit INT1 pin edge detection circuit control bit INT1 pin Timer 3 count start INT1 pin input disabled INT1 pin input enabled Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction) One-sided edge detected INT1 pin Timer 3 count start								
Interrupt valid waveform for INT1 pin/return level selection bit (Note 2) INT1 pin input enabled Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction) Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction) INT1 pin edge detection circuit control bit INT1 pin Timer 3 count start of Timer 3 count start synchronous circuit not selected	Interrupt control register I2		at reset: 00002		at RAM back-up : state retained	R/W		
Interrupt valid waveform for INT1 pin/return level selection bit (Note 2) INT1 pin input enabled Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction) Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction) INT1 pin edge detection circuit control bit INT1 pin input enabled Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction) Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction) One-sided edge detected INT1 pin Timer 3 count start synchronous circuit not selected	120	INTA pin input central bit (Note 2)		INT1 pin in	put disabled			
Interrupt valid waveform for INT1 pin/return level selection bit (Note 2) INT1 pin edge detection circuit control bit INT1 pin Timer 3 count start to Timer 3 count start to Timer 3 count start synchronous circuit not selected	123	in i più input controi bit (Note 2)	1	INT1 pin in	put enabled			
I22 pin/return level selection bit (Note 2) 1 Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction) 1 INT1 pin edge detection circuit control bit 1 Both edges detected INT1 pin Timer 3 count start 0 Timer 3 count start synchronous circuit not selected INT1 pin Timer 3 count start 0 Timer 3 count start synchronous circuit not selected INT1 pin Timer 3 count start 1 INT1 pin T		l22 pin/return level selection bit	0	Falling wav	reform/"L" level ("L" level is recogni	zed with		
(Note 2) 1 Rising waveform/"H" level is recognized with the SNZI1 instruction) 121 INT1 pin edge detection circuit control bit 1 Both edges detected 131 INT1 pin Timer 3 count start of Timer 3 count start synchronous circuit not selected	120		U	the SNZI1 instruction)				
INT1 pin edge detection circuit 0 One-sided edge detected control bit 1 Both edges detected INT1 pin Timer 3 count start 0 Timer 3 count start synchronous circuit not selected	122		1	Rising wav	eform/"H" level ("H" level is recogni	zed with		
control bit 1 Both edges detected INT1 pin Timer 3 count start O Timer 3 count start synchronous circuit not selected				the SNZI1	instruction)			
INT1 pin Timer 3 count start 0 Timer 3 count start synchronous circuit not selected	124	INT1 pin edge detection circuit	0	One-sided	edge detected			
INT1 pin Timer 3 count start 0 Timer 3 count start synchronous circuit not selected	121	control bit	1	Both edges	detected			
	I20	INT1 pin Timer 3 count start	0	Timer 3 co	unt start synchronous circuit not se	lected		
synchronous circuit selection bit 1 Timer 3 count start synchronous circuit selected	120	synchronous circuit selection bit	1	Timer 3 co	unt start synchronous circuit selecte	ed		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the SNZ1 instruction when the bit 1 (V11) of register V1 to "0". In this time, set the NOP instruction after the SNZ1 instruction, for the case when a skip is performed with the SNZ1 instruction.

(5) Timer control register PA

Table 2.3.5 shows the timer control register PA.

Set the contents of this register through register A with the **TPAA** instruction.

Table 2.3.5 Timer control register PA

-	Timer control register PA	at reset : 02		at RAM back-up : state retained	W
PA ₀	Prescaler control bit	0	Stop (state	initialized)	
PAU		1	Operating		

Note: "W" represents write enabled.

(6) Timer control register W1

Table 2.3.6 shows the timer control register W1.

Set the contents of this register through register A with the TW1A instruction.

In addition, the TAW1 instruction can be used to transfer the contents of register W1 to register A.

Table 2.3.6 Timer control register W1

Timer control register W1		at reset : 0000		t: 00002 at RA	AM back-up : state retained	R/W
W13	Timer 1 count auto-stop circuit	0		Timer 1 count aut	o-stop circuit not selected	
VV 13	control bit (Note 2)		1	Timer 1 count aut	o-stop circuit selected	
W12	W/40 Ti 4 1 1 1 ii		0	Stop (state retaine	top (state retained)	
VV 12	Timer 1 control bit		1	Operating		
		W11	W10		Count source	
W11	T	0	0	Instruction clock (INSTCK)	
	Timer 1 count source selection	0	1	Prescaler output (ORCLK)	
W10	bits		0	XIN input		
		1	1	CNTR0 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

(7) Timer control register W2

Table 2.3.7 shows the timer control register W2.

Set the contents of this register through register A with the TW2A instruction.

In addition, the TAW2 instruction can be used to transfer the contents of register W2 to register A.

Table 2.3.7 Timer control register W2

Timer control register W2		at	rese	et: 00002 at RAM back-up: state retained	R/W
\\/\?a	ONTRO a to to allocation bit	()	Timer 1 underflow signal divided by 2 output	
W23 CNTR0 output selection bit	CNTRO output selection bit	1		Timer 2 underflow signal divided by 2 output	
W22	Time and O construct his	(C	Stop (state retained)	
V V Z Z	Timer 2 control bit		1 Operating		
		W21	W20	Count source	
W21	Timer 2 count source selection	0	0	System clock (STCK)	
	bits	0	1	Prescaler output (ORCLK)	
W20		1	0	Timer 1 underflow signal (T1UDF)	
20		1	1	PWM signal (PWMOUT)	

Note: "R" represents read enabled, and "W" represents write enabled.

(8) Timer control register W3

Table 2.3.8 shows the timer control register W3.

Set the contents of this register through register A with the TW3A instruction.

In addition, the TAW3 instruction can be used to transfer the contents of register W3 to register A.

Table 2.3.8 Timer control register W3

Timer control register W3		at	at reset : 00002		at RAM back-up : state retained	R/W
W33	Timer 3 count auto-stop circuit	0		Timer 3 count auto-stop circuit not selected		
VV 33	control bit (Note 2)		1	Timer 3 cou	Timer 3 count auto-stop circuit selected	
W32	Time on O constant his		0	Stop (state	retained)	
VV 32	Timer 3 control bit		1	Operating		
		W31	W30		Count source	
W31	Timer 3 count source selection	0	0	PWM signa	I (PWMOUT)	
	bits	0	1	Prescaler o	utput (ORCLK)	
W30		1	0	Timer 2 und	derflow signal (T2UDF)	
****		1	1	CNTR1 inpu	ut	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

(9) Timer control register W4

Table 2.3.9 shows the timer control register W4.

Set the contents of this register through register A with the TW4A instruction.

In addition, the TAW4 instruction can be used to transfer the contents of register W4 to register A.

Table 2.3.9 Timer control register W4

Timer control register W4		at reset: 00002		at RAM back-up : 00002	R/W	
W43	D7/CNTR1 pin function selection	0 D7 (I/O) / CNTR1 (input)				
VV43	bit	1	CNTR1 (I/C	CNTR1 (I/O) / D7 (input)		
W42	PWM signal "H" interval	0	PWM signal "H" interval expansion function invalid			
VV42	expansion function control bit	1	PWM signal "H" interval expansion function valid			
W41	Times A control bit	0	Stop (state	Stop (state retained)		
VV41	Timer 4 control bit	1	Operating			
W40	Timer 4 count source selection	0	XIN input			
VV40	bit	1	Prescaler output (ORCLK) divided by 2			

Note: "R" represents read enabled, and "W" represents write enabled.

(10) Timer control register W5

Table 2.3.10 shows the timer control register W5.

Set the contents of this register through register A with the TW5A instruction.

In addition, the TAW5 instruction can be used to transfer the contents of register W5 to register A.

Table 2.3.10 Timer control register W5

Timer control register W5			rese	et: 00002	at RAM back-up : state retained	R/W
W53	Not used	0		This bit has no function, but read/write is enabled.		
W52	Period measurement circuit	0		Stop		
VV 32	control bit			Operating		
	Signal for period measurement selection bits	W51	W50	Count source		
W51		0	0	On-chip oscillator (f(RING/16))		
		0	1	CNTR ₀ pin	input	
W50		1	0	INTO pin input		
****			1	Not available		

Note: "R" represents read enabled, and "W" represents write enabled.

(11) Timer control register W6

Table 2.3.11 shows the timer control register W6.

Set the contents of this register through register A with the TW6A instruction.

In addition, the TAW6 instruction can be used to transfer the contents of register W6 to register A.

Table 2.3.11 Timer control register W6

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W			
W63	CNTR1 pin input count edge	0	Falling edge					
VV 03	selection bit	1	Rising edge	Rising edge				
W62	CNTR0 pin input count edge	0	Falling edge					
	selection bit	1	Rising edge					
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto-control circuit not selected					
VVOT	selection bit	1	CNTR1 output auto-control circuit selected					
W60	D6/CNTR0 pin function selection	0	D6(I/O)/CNTR0 input					
VV60	bit	1	CNTR0 input/output/D6 (input)					

Note: "R" represents read enabled, and "W" represents write enabled.

2.3.3 Timer application examples

(1) Timer operation: measurement of constant period

The constant period by the setting timer count value can be measured.

Outline: The constant period by the timer 1 underflow signal can be measured.

Specifications: Timer 1 and prescaler divide the system clock frequency f(XIN) = 4.0 MHz, and the timer 1 interrupt occurs every 3 ms.

Figure 2.3.4 shows the setting example of the constant period measurement.

(2) CNTR0 output operation: buzzer output

Outline: Square wave output from timer 2 can be used for buzzer output.

Specifications: 4 kHz square wave is output from the CNTR0 pin at system clock frequency f(XIN) = 4.0 MHz. Also, timer 2 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.5 shows the setting example of CNTR0 output.




Fig. 2.3.1 Peripheral circuit example

(3) CNTR0 input operation: event count

Outline: Count operation can be performed by using the signal (rising waveform) input from CNTR0 pin as the event.

Specifications: The low-frequency pulse from external as the timer 1 count source is input to CNTR0 pin, and the timer 1 interrupt occurs every 100 counts.

Figure 2.3.6 shows the setting example of CNTR0 input.

(4) Timer operation: timer start by external input

Outline: The constant period can be measured by external input.

Specifications: Timer 3 operates by INT1 input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.7 shows the setting example of timer start.

(5) CNTR1 output control: PWM output control

Outline: The PWM output from CNTR1 pin can be performed by timer 4.

Specifications: Timer 4 divides the main clock frequency f(XIN) = 4.0 MHz and the waveform, which "H" period is 0.875 μ s of the 1.875 μ s PWM periods, is output from CNTR1 pin.

Figure 2.3.2 shows the timer 4 operation and Figure 2.3.8 shows the setting example of PWM output control.




Fig. 2.3.2 Timer 4 operation

(6) Period measurement

Outline: The period of the followings can be measured by timer 1.

- on-chip oscillator divided by 16
- CNTR0 pin input
- INTO pin input

Specifications: Timer 1 count is performed during one period from the rise of a CNTR0 input to the next rise.

Timer 1 count source is XIN input.

Figure 2.3.9 and Figure 2.3.10 show the setting example of period measurement of a CNTR0 pin input.

(7) Pulse width measurement

Outline: "H" pulse width or "L" pulse width of INT0 pin input can be measured by Timer 1.

Specifications: Timer 1 count is performed during "H" pulse input from the rise of an INT0 input to the next rise.

Timer 1 count source is XIN input.


Figure 2.3.11 and Figure 2.3.12 show the setting example of pulse width measurement of an INT0 pin input.

(8) Watchdog timer

Watchdog timer provides a method to reset the system when a program run-away occurs. Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of 16-bit timers' 65534 counts or less (execute **WRST** instruction at less than 65534 machine cycles).

Outline: Execute the WRST instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the WRST instruction is not executed and system reset occurs. Specifications: System clock frequency f(XIN) = 4.0 MHz is used, and program run-away is detected by executing the WRST instruction in 49 ms.

Figure 2.3.3 shows the watchdog timer function, and Figure 2.3.13 shows the example of watchdog timer.



- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- § The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 2.3.3 Watchdog timer function




Fig. 2.3.4 Constant period measurement setting example

① Disable Interrupts		
Timer 2 interrupt is temporarily disabled. Interrupt enable flag INTE	0	All interrupts disabled [DI]
Interrupt control register V1	b3 b0 0 X X X	b3: Timer 2 interrupt occurrence disabled [TV1A]
	\downarrow	
② Stop Timer and Prescaler Operation		
Timer 2 and prescaler are temporarily stop Timer 2 count source and CNTR0 output a	re selected.	[TW2A] b3: Timer 2 underflow signal divided by 2 selected for CNTR0 output
Timer control register W2	1 0 0 1	b2: Timer 2 stop b1, b0: Prescaler output (ORCLK) selected for
Timer control register PA	b0 0	Timer 2 count source Prescaler stop [TPAA]
	1	
③ Set CNTR0 Output The output structure of the CNTR0 pin is s	set to N-channel	open-drain output.
Port output structure control register FR2	b3 b0 X X b3 b0	b2: N-channel open-drain output selected [TFR2A]
Timer control register W6	X X X 1	b0: CNTR0 output port set [TW6A]
	↓	
Set Timer Value and Prescaler Value		
Timer 2 and prescaler count times are set.		
Timer 2 reload register R2 Prescaler reload register RPS	"2916" "0316"	Timer count value 41 set [T2AB] Prescaler count value 3 set [TP\$AB]
Class Internet Passet		
(§ Clear Interrupt Request Timer 2 interrupt activated condition is clear Timer 2 interrupt request flag T2F	ar <u>ed.</u>	Timer 2 interrupt activated condition cleared [SNZT2]
Timer 2 interrupt request ring 121		Timor 2 interrupt detivated condition cloured [C11212]
insert the NOP instruction after the SNZT	↓	<i></i>
Timer 2 and prescaler temporarily stopped		
Timer control register W2	1 1 0 1	b2: Timer 2 operation start [TW2A]
Timer control register PA	1	Prescaler start [TPAA]
	<u> </u>	
© Enable Interrupts The Timer 2 interrupt which is temporarily		led.
Interrupt control register V1 Interrupt enable flag INTE	1 X X X 1	b3: Timer 2 interrupt occurrence enabled [TV1A] All interrupts enabled [EI]
	\downarrow	
	Buzzer outpu	t start
	į.	
® Stop CNTR0 Output		
CNTR0 I/O port is set to CNTR0 input por	b3 b0	
Register Y Port D6 output latch	0 1 1 0 1 b3 b0	Specify bit position of port D [TYA] Set to input [SD]
Timer control register W6	X X X 0	b0: Set to CNTR0 input port [TW6A]
*A: The prescaler count value and timer 2 count 125 μ s \cong (4.0 <u>MHz</u>)-1 × 3 × (3 ±1) ×		the underflow occur every 125 μs are set as follows.
System clock Instruction Presclaer clock count value	Timer 2 count valu	ue
"X": it can be "0" or "1." "[]": instruction		

Fig. 2.3.5 CNTR0 output setting example




Fig. 2.3.6 CNTR0 input setting example

However, specify the pulse width input to CNTR0 pin, CNTR1 pin. Refer to section "3.1 Electrical characteristics" for the timer external input period condition.




Fig. 2.3.7 Timer start by external input setting example




Fig. 2.3.8 PWM output control setting example




Fig. 2.3.9 Period measurement of CNTR0 pin input setting example (1)




Fig. 2.3.10 Period measurement of CNTR0 pin input setting example (2)




Fig. 2.3.11 Pulse width measurement of INTO pin input setting example (1)




Fig. 2.3.12 Pulse width measurement of INT0 pin input setting example (2)




Fig. 2.3.13 Watchdog timer setting example

2.3.4 Notes on use

(1) Prescaler

Stop counting and then execute the **TABPS** instruction to read from prescaler data. Stop counting and then execute the **TPSAB** instruction to set prescaler data.

(2) Count source

Stop timer 1, 2, 3, 4 or LC counting to change its count source.

(3) Reading the count values

Stop timer 1, 2, 3 or 4 counting and then execute the **TAB1**, **TAB2**, **TAB3** or **TAB4** instruction to read its data.

(4) Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the T1AB, T2AB, T3AB, T4AB or TLCA instruction to write its data.

(5) Writing to reload register R1, reload register R3 and reload register R4H

When writing data to reload register R1 while timer 1 is operating respectively, avoid a timing when timer 1 underflows.

When writing data to reload register R3 while timer 3 is operating respectively, avoid a timing when timer 3 underflows.

When writing data to reload register R4H while timer 4 is operating respectively, avoid a timing when timer 4 underflows.

(6) Timer 4

- At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.
- When "H" interval extension function of the PWM signal is set to be "valid", set "0116" or more to reload register R4H.

(7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction, the **WRST** instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up state.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system enters into the RAM back-up state.

(8) Pulse width input to CNTR0 pin, CNTR1 pin

Refer to section "3.1 Electrical characteristics" for rating value of pulse width input to CNTR0 pin, CNTR1 pin.

(9) Period measurement circuit

- When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".
- While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.
- When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

● When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

- ●When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.
- Start timer operation immediately after operation of a period measurement circuit is started.
- Even when the edge for measurement is input by timer operation is started from the operation of period measurement circuit is started, timer 1 is not operated.
- When data is read from timer 1, stop the timer 1 and the period measurement circuit, and then execute the data read instruction. Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, disable the timer 1 interrupt, and then, stop the period measurement circuit. Figure 2.3.14 shows the setting example to read measurement data of period measurement circuit.

(10) Prescaler, timer 1, timer 2 and timer 3 count start time and count time when operation starts

Count starts from the first rising edge of the count source ② in Fig.2.3.15 after prescaler, timer 1, timer 2 and timer 3 operations start ① in Fig.2.3.15.

Time to first underflow ③ in Fig.2.3.15 is shorter (for up to 1 period of the count source) than time among next underflow ④ in Fig.2.3.15 by the timing to start the timer and count source operations after count starts.

(11) Timer 4 count start time and count time when operation starts

Count starts from the rising edge ② in Fig.2.3.16 after the first falling edge of the count source, after timer 4 operation starts ① in Fig.2.3.16. Time to first underflow ③ in Fig.2.3.16 is different from time among next underflow ④ in Fig.2.3.16 by the timing to start the timer and count source operations after count starts.




Fig. 2.3.14 Period measurement circuit program example




Fig. 2.3.15 Count start time and count time when operation starts (PS, T1, T2 and T3)




Fig. 2.3.16 Count start time and count time when operation starts (T4)

4519 Group 2.4 A/D converter

2.4 A/D converter

The 4519 Group has an 8-channel A/D converter with the 10-bit successive comparison method.

This A/D converter can also be used as a comparator to compare analog voltages input from the analog input pin with preset values.

This section describes the related registers, application examples using the A/D converter and notes.

Figure 2.4.1 shows the A/D converter block diagram.




Fig. 2.4.1 A/D converter structure

4519 Group 2.4 A/D converter

2.4.1 Related registers

(1) Interrupt control register V2

Table 2.4.1 shows the interrupt control register V2.

Set the contents of this register through register A with the TV2A instruction.

In addition, the TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 2.4.1 Interrupt control register V2

Interrupt control register V2		at reset : 00002		at RAM	back-up : 00002	R/W
\/22	V23 Serial I/O interrupt enable bit (Note 2)		Interrupt dis	sabled (SNZSI	l instruction is valid)	
V Z 3			Interrupt en	nabled (SNZSI	instruction is invalid)	(Note 2)
V22	A/D interrupt enable bit	0	Interrupt dis	sabled (SNZA	D instruction is valid)	
V Z Z		1	Interrupt en	nabled (SNZAD	instruction is invalid)	(Note 2)
V21	Timer 4 interrupt enable bit	0	Interrupt dis	sabled (SNZT4	f instruction is valid)	
VZI		1	Interrupt en	nabled (SNZT4	instruction is invalid)	(Note 2)
V20	Timer 3 interrupt enable bit	0	Interrupt dis	sabled (SNZT3	instruction is valid)	
V Z 0		1	Interrupt en	nabled (SNZT3	instruction is invalid)	(Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: These instructions are equivalent to the NOP instruction.
- 3: When setting the A/D converter, V23, V21 and V20 are not used.

(2) A/D control register Q1

Table 2.4.2 shows the A/D control register Q1.

Set the contents of this register through register A with the TQ1A instruction.

In addition, the TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

Table 2.4.2 A/D control register Q1

	A/D control register Q1		at rese		00002	at RAM back-up : state retained	R/W
Q13	A/D operation mode control bit	(A/D conversion mode		
		·	1	Con	nparator	r mode	
	Analog input pin selection bits	Q1 2	Q11	Q1 0		Analog input pins	
Q12		0	0	0	AINO		
		0	0	1	AIN1		
		0	1	0	AIN2		
Q11		0	1	1	Аімз		
		1	0	0	AIN4		
		1	0	1	AIN5		
Q10		1	1	0	AIN6		
		1	1	1	AIN7		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN7-AIN0, set register Q1 after setting regsiter Q2.

2.4 A/D converter 4519 Group

(3) A/D control register Q2

Table 2.4.3 shows the A/D control register Q2.

Set the contents of this register through register A with the TQ2A instruction.

The contents of register Q2 is transferred to register A with the TAQ2 instruction.

Table 2.4.3 A/D control register Q2

A/D control register Q2		at reset: 00002		at RAM back-up : state retained	R/W		
Q23	P23/AIN3 pin function selection bit	0	P40, P41, F	P42, P43			
QZ3		1	AIN4, AIN5,	AIN4, AIN5, AIN6, AIN7			
Q22	P62/AIN2, P63/AIN3 pin function	0	P62, P63				
QZZ	selection bit	1	AIN2, AIN3				
Q21	P61/AIN1 pin function selection bit	0	P61				
QZ1		1	AIN1				
Q20	P60/AIN0 pin function selection bit	0	P60				
Q/Z0		1	AIN0				

Note: "R" represents read enabled, and "W" represents write enabled.

(4) A/D control register Q3

Table 2.4.4 shows the A/D control register Q3.

Set the contents of this register through register A with the TQ3A instruction.

The contents of register Q3 is transferred to register A with the TAQ3 instruction.

Table 2.4.4 A/D control register Q3

A/D control register Q3			res	et: 00002	at RAM back-up : state retained	R/W	
Q33	Not used	0		This bit has no function, but read/write is enabled.			
Q32	A/D converter operation clock	0		Instruction clock (INSTCK)			
Q32	selection bit		1 On-chip oscillator (f(RING))				
	A/D converter operation clock division ratio selection bits	Q31	Q30		Division ratio		
Q31		0	0	Frequency	divided by 6		
		0	1	Frequency	divided by 12		
Q30		1	0	Frequency	divided by 24		
		1	1	Frequency	divided by 48		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN7-AIN4, set register Q1 after setting regsiter Q3.

2.4.2 A/D converter application examples

(1) A/D conversion mode

Outline: Analog input signal from a sensor can be converted into digital values.

Specifications: Analog voltage values from a sensor is converted into digital values by using a 10bit successive comparison method. Use the AINO pin for this analog input.

Figure 2.4.2 shows the A/D conversion mode setting example.

4519 Group 2.4 A/D converter




Fig. 2.4.2 A/D conversion mode setting example

4519 Group 2.4 A/D converter

2.4.3 Notes on use

(1) Note when the A/D conversion starts again


When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 2.4.3 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.






Fig. 2.4.4 Analog input external circuit example-2

Fig. 2.4.3 Analog input external circuit example-1

(3) Notes for the use of A/D conversion 2

Do not change the operating mode of the A/D converter by bit 3 of register Q1 during A/D conversion (A/D conversion mode and comparator mode).

(4) Notes for the use of A/D conversion 3

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode (refer to Figure 2.4.5①).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag to "0".




Fig. 2.4.5 A/D converter operating mode program example

4519 Group 2.4 A/D converter

(5) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 2 machine cycles + A/D conversion clock (ADCK) 1 clock.

(6) Analog input pins

When P40/AIN4-P43/AIN7, P60/AIN0-P63/AIN3 are set to pins for analog input, they cannot be used as I/O ports P4 and P6.

(7) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(8) Recommended operating conditions when using A/D converter

As for the supply voltage when A/D converter is used and the recommended operating condition of the A/D convesion clock frequency, refer to the "3.1 Electrical characteristics".

2.5 Serial I/O

The 4519 Group has a clock-synchronous serial I/O which can be used to transmit and receive 8-bit data. This section describes serial I/O functions, related registers, application examples using serial I/O and notes.

2.5.1 Serial I/O functions

Serial I/O consists of the serial I/O register SI, serial I/O control register J1, serial I/O transmit/receive completion flag SIOF and serial I/O counter.

A clock-synchronous serial I/O uses the shift clock generated by the clock control circuit as a synchronous clock. Accordingly, the data transmit and receive operations are synchronized with this shift clock.

In transmit operation, data is transmitted bit by bit from the SOUT pin synchronously with the falling edges of the shift clock.

In receive operation, data is received bit by bit from the SIN pin synchronously with the rising edges of the shift clock.

Note: 4519 Group only supports LSB-first transmit and receive.

■ Shift clock

When using the internal clock of 4519 Group as a synchronous clock, eight shift clock pulses are output from the SCK pin when a transfer operation is started. Also, when using some external clock as a synchronous clock, the clock that is input from the SCK pin is used as the shift clock.

Data transfer rate (baudrate)

When using the internal clock, the data transfer rate can be determined by selecting the instruction clock divided by 2, 4 or 8.

When using an external clock, the clock frequency input to the SCK pin determines the data transfer rate.

Figure 2.5.1 shows the serial I/O block diagram.




Fig. 2.5.1 Serial I/O block diagram

2.5.2 Related registers

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the **TSIAB** instruction.

Also, the low-order 4 bits of register SI is transferred to register A, and the high-order 4 bits of register SI is transferred to register B with the **TABSI** instruction.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmit or receive operation completes. The state of SIOF flag can be examined with the skip instruction (SNZSI).

(3) Interrupt control register V2

Table 2.5.1 shows the interrupt control register V2.

Set the contents of this register through register A with the TV2A instruction.

In addition, the TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 2.5.1 Interrupt control register V2

In	terrupt control register V2	at res	et: 00002	at RAM back-up : 0000 ₂	R/W
V2 ₃	Timer 4, serial I/O interrupt	0	Interrupt di	sabled (SNZSI instruction is valid)	
V Z3	enable bit	1	Interrupt er	abled (SNZSI instruction is invalid)	(Note 2)
V2 ₂	A/D interrupt enable bit	0	Interrupt di	sabled (SNZAD instruction is valid)	
V Z 2		1	Interrupt en	abled (SNZAD instruction is invalid)	(Note 2)
V2 ₁	VO T: 4:4 4 11 1:4		Interrupt di	sabled (SNZT4 instruction is valid)	
V ∠1	Timer 4 interrupt enable bit	1	Interrupt en	abled (SNZT4 instruction is invalid)	(Note 2)
\/O	Timer 3 interrupt enable bit	0	Interrupt di	sabled (SNZT3 instruction is valid)	
V2 ₀		1	Interrupt en	abled (SNZT3 instruction is invalid)	(Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: These instructions are equivalent to the NOP instruction.
- 3: When setting the serial I/O, V22, V21 and V20 are not used.

(4) Serial I/O mode register J1

Table 2.5.2 shows the serial I/O mode register J1.

Set the contents of this register through register A with the TJ1A instruction.

In addition, the TAJ1 instruction can be used to transfer the contents of register J1 to register A.

Table 2.5.2 Serial I/O mode register J1

Serial I/O control register J1		at reset : 00002		et: 00002	at RAM back-up : state retained	R/W
		J13	J12		Synchronous clock	
J1 ₃		0	0	Instruction	clock (INSTCK) divided by 8	
	Serial I/O synchronous clock selection bits	0	1	Instruction	clock (INSTCK) divided by 4	
J1 ₂		1	0	Instruction	clock (INSTCK) divided by 2	
		1	1	External clo	ock (Scк input)	
		J1₁	J1 ₁ J1 ₀ Port function		Port function	
J1 ₁	Serial I/O port function selection	0	0	P20, P21, P	22 selected/Sck, Sout, Sin not sele	cted
-	bits	0	1	Sск, Sоит, F	P22 selected/P20, P21, SIN not sele	cted
J1 0		1	0	Scк, P21, S	N selected/P20, Sout, P22 not sele	cted
		1	1	Sck, Sout, S	S _{IN} selected/P2 ₀ , P2 ₁ , P2 ₂ not sele	cted

2.5.3 Operation description

Figure 2.5.2 shows the serial I/O connection example, Figure 2.5.3 shows the serial I/O register state, and Figure 2.5.4 shows the serial I/O transfer timing.




Fig. 2.5.2 Serial I/O connection example




Fig. 2.5.3 Serial I/O register state when transfer




Fig. 2.5.4 Serial I/O transfer timing

The full duplex communication of master and slave is described using the connection example shown in Figure 2.5.2.

(1) Transmit/receive operation of master

- ① Set the transmit data to the serial I/O register SI with the **TSIAB** instruction.

 When the **TSIAB** instruction is executed, the contents of register A are transferred to the low-order 4 bits of register SI and the contents of register B are transferred to the high-order 4 bits of register SI.
- ② Check whether the microcomputer on the slave side is ready to transmit/receive or not. In the connection example in Figure 2.5.2, check that the input level of control signal is "L" level.
- ③ Start serial transmit/receive with the SST instruction. When the SST instruction is executed, the serial I/O transmit/receive completion flag (SIOF) is cleared to "0."
- The transmit data is output from the SOUT pin synchronously with the falling edges of the shift clock.
- ⑤ The transmit data is output bit by bit beginning with the LSB of register SI. Each time one bit is output, the contents of register SI is shifted one bit position toward the LSB.
- © Also, the receive data is input from the SIN pin synchronously with the rising edges of the shift clock.
- The receive data is input bit by bit to the MSB of register SI.
- ® A serial I/O interrupt request occurs when the transmit/receive data is completed, and the SIOF flag is set to "1."
- The receive data is taken in within the serial I/O interrupt service routine; or the data is taken in after examining the completion of the transmit/receive operation with the SNZSI instruction without using an interrupt.
 - Also, the SIOF flag is cleared to "0" when an interrupt occurs or the SNZSI instruction is executed.
- Notes 1: Repeat steps ① through ⑨ to transmit/receive multiple data in succession.
 - 2: For the program on the master side, start to transmit the next data at the next timing (control signal turns "L"). Do not start to transmit the next data during the previous data transfer (control signal = "L").

2.5 Serial I/O 4519 Group

(2) Transmit/receive operation of slave

- ① Set the transmit data into the serial I/O register SI with the TSIAB instruction. When the TSIAB instruction is executed, the contents of register A are transferred to the loworder bits of register SI and the contents of register B are transferred to the high-order bits of register SI. At this time, the SCK pin must be at the "H" level.
- 2 Start serial transmit/receive with the SST instruction. However, in Figure 2.5.2 where an external clock is selected, transmit/receive is not started until the clock is input. When the SST instruction is executed, the serial I/O transmit/receive completion flag (SIOF) is cleared to "0."
- The microcomputer on the master side is informed that the receiving side is ready to receive. In the connection example in Figure 2.5.2, the control signal "L" level is output.
- The transmit data is output from the Sout pin synchronously with the falling edges of the shift clock.
- ⑤ The transmit data is output bit by bit beginning with the LSB of register SI. Each time one bit is output, the contents of register SI are shifted to one bit position toward the LSB.
- 6 Also, the receive data is input from the SIN pin synchronously with the rising edges of the shift clock.
- The receive data is input bit by bit to the MSB of register SI.
- ® A serial I/O interrupt request occurs when the transmit/receive is completed, and the SIOF flag is set to "1."
- Read the receive data within the serial I/O interrupt service routine; or read the data after examining the completion of the transmit/receive operation with the SNZSI instruction without using an interrupt. Also, the SIOF flag is cleared to "0" when an interrupt occurs or the SNZSI instruction is executed.
- ® Set the control signal pin level to "H" after the receive operation is completed.

Note: Repeat steps ① through ⑩ to transmit/receive multiple data in succession.

2.5.4 Serial I/O application example

(1) Serial I/O

Outline: The 4519 Group can communicate with peripheral ICs. **Specifications:** Figure 2.5.2 Serial I/O connection example.

Figure 2.5.5 shows the setting example when a serial I/O interrupt of master side is not used, and Figure 2.5.6 shows the slave serial I/O setting example.




Fig. 2.5.5 Setting example when a serial I/O of master side is not used




Fig. 2.5.6 Setting example when a serial I/O interrupt of slave side is used

2.5.5 Notes on use

(1) Note when an external clock is used as a synchronous clock:

- An external clock is selected as the synchronous clock, the clock is not controlled internally.
- Serial transmit/receive is continued as long as an external clock is input. If an external clock is input 9 times or more and serial transmit/receive is continued, the receive data is transferred directly as transmit data, so that be sure to control the clock externally.
 - Note also that the SIOF flag is set to "1" when a clock is counted 8 times.
- Be sure to set the initial input level on the external clock pin to "H" level.
- Refer to section "3.1 Electrical characteristics" when using serial I/O with an external clock.

4519 Group 2.6 Reset

2.6 Reset

System reset is performed by applying "L" level to the RESET pin for 1 machine cycle or more when the following conditions are satisfied:

• the value of supply voltage is the minimum value or more of the recommended operating conditions. Then when "H" level is applied to RESET pin, the program starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (On-chip oscillator (internal oscillator) clock is counted for 120 to 144 times). Figure 2.6.2 shows the structure of reset pin and its peripherals, and power-on reset operation.

2.6.1 Reset circuit

The 4519 Group has the voltage drop detection circuit.

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.




Fig. 2.6.1 Structure of reset pin and its peripherals, and power-on reset operation




Fig. 2.6.2 Oscillation stabilizing time after system is released from reset

2.6 Reset 4519 Group

2.6.2 Internal state at reset

Figure 2.6.3 and Figure 2.6.4 show the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.6.3 and Figure 2.6.4 are undefined, so that set them to initial values.

• Program counter (PC)
Address 0 in page 0 is set to program counter.
Interrupt enable flag (INTE) (Interrupt disabled)
• Power down flag (P)
• External 0 interrupt request flag (EXF0)0
• External 1 interrupt request flag (EXF1)0
• Interrupt control register V1
• Interrupt control register V2
Interrupt control register I1
Interrupt control register I2
Interrupt control register I3
• Timer 1 interrupt request flag (T1F)
• Timer 2 interrupt request flag (T2F)
• Timer 3 interrupt request flag (T3F)
• Timer 4 interrupt request flag (T4F)0
Watchdog timer flags (WDF1, WDF2)
Watchdog timer enable flag (WEF)
• Timer control register PA (Prescaler stopped)
• Timer control register W1
• Timer control register W2
• Timer control register W3
• Timer control register W4
Timer control register W5
• Timer control register W6
Clock control register MR
Serial I/O transmit/receive completion flag (SIOF)
• Serial I/O mode register J1
serial I/O port not selected)
• Serial I/O register SIXXXXXXXXXXXX
• A/D conversion completion flag (ADF)0
A/D control register Q1
A/D control register Q2
• A/D control register Q3
• Successive comparison register ADXXXXXXXXXXXXXXX
Comparator register

Fig. 2.6.3 Internal state at reset

4519 Group 2.6 Reset

Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Port output structure control register FR0	
Port output structure control register FR1 0 0 0 0	
Port output structure control register FR2	
Port output structure control register FR3	
• Carry flag (CY)	
• Register A	
• Register B	
Register Dxxx	
Register E	
• Register X	
• Register Y	
Register ZXX	
• Stack pointer (SP)	
Operation source clock On-chip oscillator (operating)	
Ceramic resonator circuitOperating	
Quartz-crystal oscillation circuit Stop	
RC oscillation circuitStop	
	"X" represents undefined.

Fig. 2.6.4 Internal state at reset

2.6.3 Notes on use

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.

Refer to section "3.1 Electrical characteristics" for the reset voltage of the recommended operating conditions.

2.7 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.7.1 shows the voltage drop detection circuit, and Figure 2.7.2 shows the operation waveform example of the voltage drop detection circuit. Table 2.7.1 shows the voltage drop detection circuit operation state. Refer to section "3.1 Electrical characteristics" for the reset voltage of the voltage drop detection circuit.




Fig. 2.7.1 Voltage drop detection circuit




Fig. 2.7.2 Voltage drop detection circuit operation waveform example


Table 2.7.1 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid

2.8 RAM back-up

The 4519 Group has the RAM back-up mode.

Figure 2.8.1 shows the state transition.



However, the selected contents (CMCK, CRCK, CYCK instruction execution state) of f(XIN) oscillation circuit is retained.

MR1 cannot be cleared to "0" when the oscillation circuit is not selected.

5: System returns to state A certainly when returning from the RAM back-up mode.

3: Generate the wait time by software until the oscillation is stabilized, and then, switch the system clock.

4: Continuous execution of the EPOF instruction and the POF instruction is required to go into the RAM back-up state.

2.8.1 RAM back-up mode

Fig. 2.8.1 State transition

The system goes into RAM back-up mode when the **POF** instruction is executed immediately after the **EPOF** instruction is executed. Table 2.8.1 shows the function and state retained at RAM back-up mode. Also, Table 2.8.2 shows the return source from this state.

(1) RAM back-up mode

As oscillation stops with RAM and the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

Table 2.8.1 Functions and states retained at RAM back-up mode

Function	RAM back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	X
Contents of RAM	0
Interrupt control registers V1, V2	X
Interrupt control registers I1, I2	0
Selected oscillation circuit	0
Clock control register MR	0
Timer 1 to timer 4 functions	(Note 3)
Watchdog timer function	X (Note 4)
Timer control registers PA, W4	X
Timer control registers	0
W1 to W3, W5, W6	
Serial I/O function	X
Serial I/O control register J1	0
A/D function	X
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Pull-up control registers PU0, PU1	0
Key-on wakeup control registers K0 to K2	0
Port output format control registers FR0 to FR3	0
External interrupt request flags (EXF0, EXF1)	X
Timer interrupt request flags (T1F to T4F)	(Note 3)
A/D conversion completion flag (ADF)	X
Serial I/O transmit/receive completion flag SIOF	X
Interrupt enable flag (INTE)	X
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

- **Notes 1:** "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
 - 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
 - 3: The state of the timer is undefined.
 - **4:** Initialize the watchdog timer flag WDF1 with the **WRST** instruction, and then go into the RAM back-up state.
 - 5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.

Table 2.8.2 Return source and return condition

R	Return source	Return condition	Remarks
	Ports P00-P03	Return by an external "H" level	The key-on wakeup function can be selected with 2
		or "L" level input, or rising edge	port units. Select the return level ("L" level or "H" level),
		("L" $ ightarrow$ "H" $)$ or falling edge	and return condition (return by level or edge) with the
<u>a</u>		("H"→"L").	register K1 according to the external state before going
signal			into the RAM back-up state.
	Ports P10-P13	Return by an external "L" level	The key-on wakeup function can be selected with 2
wakeup		input.	port units. Set the port using the key-on wakeup function
×8			to "H" level before going into the RAM back-up state.
la l	INT0	Return by an external "H" level	Select the return level ("L" level or "H" level) with the
External	INT1	or "L" level input, or rising edge	registers I1 and I2 according to the external state, and
ШĚ		("L" $ ightarrow$ "H" $)$ or falling edge	return condition (return by level or edge) with the register
		("H"→"L").	K2 before going into the RAM back-up state.
		The external interrupt request	
		flags (EXF0, EXF1) are not set.	

(3) Start condition identification

When system returns from both RAM back-up mode and reset, program is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

Table 2.8.3 shows the start condition identification, and Figure 2.8.4 shows the start condition identified example.

Table 2.8.3 Start condition identification

	Start condition	P flag	Timer 5 interrupt request flag
Warm start	External wakeup signal input	1	0
Cold start	Reset pulse input to RESET pin	0	0
(Reset)	Reset by watchdog timer		
	Reset by voltage drop detection circuit		
	SRST instruction execution		




Fig. 2.8.2 Start condition identified example

2.8.2 Related registers

(1) Interrupt control register I1

Table 2.8.4 shows the interrupt control register I1.

Set the contents of this register through register A with the TI1A instruction.

In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 2.8.4 Interrupt control register I1

	·					
I	Interrupt control register I1		et: 00002	at RAM back-up : state retained	R/W	
112	I13 INTO pin input control bit (Note 2)		INT0 pin in	INTO pin input disabled		
113			INT0 pin in	INTO pin input enabled		
	Interrupt valid waveform for INT0 pin/return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with			
l1 ₂		0	the SNZIO instruction)			
112		1	Rising waveform/"H" level ("H" level is recognized with			
			the SNZI0	instruction)		
l1 ₁	INTO pin edge detection circuit	0	One-sided	edge detected		
111	control bit	1	Both edges detected			
l10	INTO pin Timer 1 count start	0	Timer 1 co	unt start synchronous circuit not se	lected	
110	synchronous circuit selection bit	1	Timer 1 co	unt start synchronous circuit selecte	ed	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set to "1". Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.
- 3: When setting the RAM back-up, I11-I10 are not used.

(2) Interrupt control register I2

Table 2.8.5 shows the interrupt control register I2.

Set the contents of this register through register A with the TI2A instruction.

In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 2.8.5 Interrupt control register I2

I	Interrupt control register I2		et: 00002	at RAM back-up : state retained	R/W	
122	I23 INT1 pin input control bit (Note 2)		INT1 pin in	INT1 pin input disabled		
123			INT1 pin in	INT1 pin input enabled		
	Interrupt valid waveform for INT1 pin/return level selection bit (Note 2)	0	Falling wav	reform/"L" level ("L" level is recogni	zed with	
I2 2		0	the SNZI1 instruction)			
122		1	Rising waveform/"H" level ("H" level is recognized with			
			the SNZI1	instruction)		
I2 ₁	INT1 pin edge detection circuit	0	One-sided	edge detected		
121	control bit	1	Both edges	detected		
120	INT1 pin Timer 3 count start	0	Timer 3 co	unt start synchronous circuit not se	lected	
120	synchronous circuit selection bit	1	Timer 3 co	unt start synchronous circuit selecte	ed	

- 2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set to "1". Accordingly, clear EXF1 flag with the SNZ1 instruction when the bit 1 (V11) of register V1 to "0". In this time, set the NOP instruction after the SNZ1 instruction, for the case when a skip is performed with the SNZ1 instruction.
- 3: When setting the RAM back-up, I21-I20 are not used.

(3) Pull-up control register PU0

Table 2.8.6 shows the pull-up control register PU0.

Set the contents of this register through register A with the TPU0A instruction.

The contents of register PU0 is transferred to register A with the TAPU0 instruction.

Table 2.8.6 Pull-up control register PU0

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W		
PU03	P03 pin	0	Pull-up tran	sistor OFF			
PU03	pull-up transistor control bit	1	Pull-up transistor ON				
PU02	PU2 pin		Pull-up transistor OFF				
PU02	pull-up transistor control bit	1	Pull-up transistor ON				
PU01	P01 pin	0	Pull-up transistor OFF				
P001	pull-up transistor control bit	1	Pull-up transistor ON				
PU00	P0o pin	0	Pull-up transistor OFF				
-000	pull-up transistor control bit	1	Pull-up transistor ON				

2.8 RAM back-up 4519 Group

(4) Pull-up control register PU1

Table 2.8.7 shows the pull-up control register PU1.

Set the contents of this register through register A with the TPU1A instruction.

The contents of register PU1 is transferred to register A with the TAPU1 instruction.

Table 2.8.7 Pull-up control register PU1

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	R/W		
PU13	P13 pin	0	Pull-up transistor OFF				
PU13	pull-up transistor control bit	1	Pull-up transistor ON				
PU12	P12 pin	0	Pull-up transistor OFF				
PU 12	pull-up transistor control bit	1	Pull-up transistor ON				
PU11	P11 pin	0	Pull-up transistor OFF				
PUTT	pull-up transistor control bit	1	Pull-up tran	sistor ON			
DIIIo	P10 pin	0	Pull-up transistor OFF				
PU10	pull-up transistor control bit	1	Pull-up transistor ON				

Note: "R" represents read enabled, and "W" represents write enabled.

(5) Key-on wakeup control register K0

Table 2.8.8 shows the key-on wakeup control register K0.

Set the contents of this register through register A with the TK0A instruction.

The contents of register K0 is transferred to register A with the TAK0 instruction.

Table 2.8.8 Key-on wakeup control register K0

Key-on wakeup control register K0		at reset: 00002		at RAM back-up : state retained	R/W		
K03	Pins P12 and P13 key-on wakeup	0	Key-on wak	keup not used			
NU3	control bit	1	Key-on wakeup used				
K02	Pins P10 and P11 key-on wakeup	0	Key-on wak	ceup not used			
NU2	control bit	1	Key-on wak	keup used			
K01	Pins P02 and P03 key-on wakeup	0	Key-on wak	ceup not used			
KUT	control bit	1	Key-on wak	keup used			
K00	Pins P00 and P01 key-on wakeup	0	Key-on wak	ceup not used			
- KUU	control bit	1	Key-on wak	keup used			

2.8 RAM back-up 4519 Group

(6) Key-on wakeup control register K1

Table 2.8.9 shows the key-on wakeup control register K1.

Set the contents of this register through register A with the TK1A instruction.

The contents of register K1 is transferred to register A with the TAK1 instruction.

Table 2.8.9 Key-on wakeup control register K1

Key-c	on wakeup control register K1	at res	et: 00002 at RAM back-up: state retained R/W				
K13	Ports P02 and P03 return	0	Return by level				
K13	condition selection bit	1	Return by edge				
V10	Ports P02 and P03 valid	0	Falling waveform/"L" level				
K12	waveform/level selection bit	1	Rising waveform/"H" level				
V14	Ports P01 and P00 return	0	Return by level				
K11	condition selection bit	1	Return by edge				
V10	Ports P01 and P00 valid	0	Falling waveform/"L" level				
K10	waveform/level selection bit	1	Rising waveform/"H" level				

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Key-on wakeup control register K2

Table 2.8.10 shows the key-on wakeup control register K2.

Set the contents of this register through register A with the TK2A instruction.

The contents of register K2 is transferred to register A with the TAK2 instruction.

Table 2.8.10 Key-on wakeup control register K2

Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W		
K23	INT1 pin return condition	0	Return by I	evel			
NZ3	selection bit	1	Return by edge				
K22	INT1 pin key-on wakeup control	0	Key-on wakeup not used				
NZ2	bit	1	Key-on wak	ceup used			
K21	INTO pin return condition	0	Returned b	y level			
NZ1	selection bit	1	Returned b	y edge			
K20	INT0 pin key-on wakeup control	0	Key-on wak	ceup not used			
N20	bit	1	Key-on wak	ceup used			

2.8.3 Notes on use

(1) POF instruction

Execute the **POF** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction.

(2) Key-on wakeup function

After checking none of the return condition for ports (P0, P1, INT0 and INT1 specified with register K0–K2) with valid key-on wakeup function is satisfied, execute the **POF** instruction.

If at least one of return condition for ports with valid key-on wakeup function is satisfied, system returns from the RAM back-upn state immediately after the **POF** instruction is executed.

(3) Return from RAM back-up mode

After system returns from RAM back-up mode, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up mode, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function with the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system goes into the RAM back-up state.

(5) Port P30/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INT0 pin is disabled (register I13 = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

(6) Port P31/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I23 = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

4519 Group 2.9 Oscillation circuit

2.9 Oscillation circuit

The 4519 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The 4519 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4519 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

2.9.1 Oscillation operation

System clock is supplied to CPU and peripheral device as the base clock for the microcomputer operation. The system clock f(XIN) or f(RING) is selected by bit 0 of register MR.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR.

Also, an operation mode of a selected clock is selected from the followings by bits 3 and 2 of register MR.

- through mode (f(XIN)) (not divided),
- frequency divided by 2 mode (f(XIN)/2),
- frequency divided by 4 mode (f(XIN)/4), or
- frequency divided by 8 mode (f(XIN)/8)

Figure 2.9.1 shows the structure of the clock control circuit.




Fig. 2.9.1 Structure of clock control circuit

4519 Group 2.9 Oscillation circuit

2.9.2 Related register

(1) Clock control register MR

Table 2.9.1 shows the clock control register MR.

Set the contents of this register through register A with the TMRA instruction.

The contents of register MR is transferred to register A with the TAMR instruction.

Table 2.9.1 Clock control register MR

(Clock control register MR		res	et: 11112 at RAM back-up: state retained	R/W			
		MRз	MR2	Operation mode				
MRз	23			Through-mode (frequency not divided)				
	Operation mode selection bits	0	1	Frequency divided by 2 mode				
MR2		1	0	Frequency divided by 4 mode				
				Frequency divided by 8 mode				
MD	Main clock f(XIN) oscillation circuit	()	Main clock oscillation enabled				
MR1	control bit	•	1	Main clock oscillation stop				
MD-	System clock oscillation source	0		Main clock (f(XIN)				
MR ₀	selection bit		1	Sub-clock (f(XCIN))				

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Clock control register RG

Table 2.9.2 shows the clock control register RG.

Set the contents of this register through register A with the TRGA instruction.

Table 2.9.2 Clock control register RG

Clock control register RG		at reset : 02		at RAM back-up : state retained	W
RG ₀	On-chip oscillator (f(RING))	0	On-chip osc	cillator (f(RING)) oscillation enable	d
KG0	control bit	1	On-chip osc	cillator (f(RING)) oscillation stop	

4519 Group 2.9 Oscillation circuit

2.9.3 Notes on use

(1) Clock control

Execute the main clock (f(XIN)) selection instruction (**CMCK**, **CRCK** or **CYCK** instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK**, **CRCK** or **CYCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The **CMCK**, **CRCK** or **CYCK** instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the **CMCK**, **CRCK** or **CYCK** instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

(3) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

CHAPTER 3

APPENDIX

- 3.1 Electrical characteristics
- 3.2 Typical characteristics
- 3.3 List of precautions
- 3.4 Notes on noise
- 3.5 Package outline

3-2

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Cond	ditions	Ratings	Unit
VDD	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage		-0.3 to VDD+0.3		
	P0, P1, P2, P3, P4, P5, P6, D0-D7, RESET, XIN, VDCE				
Vı	Input voltage SCK, SIN, CNTR0, CNTR1, INT0, INT1			-0.3 to VDD+0.3	V
Vı	Input voltage AIN0-AIN7			-0.3 to VDD+0.3	V
Vo	Output voltage	Output transisto	Output transistors in cut-off state		V
	P0, P1, P2, P3, P4, P5, P6, D0-D7, RESET				
Vo	Output voltage Scк, Sout, CNTR0, CNTR1	Output transisto	ors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage Xout			-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	42P2R-A	300	mW
Topr	Operating temperature range		·	-20 to 85	°C
Tstg	Storage temperature range			-40 to 125	°C

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

0	Dama sa atau	0 171			Limits		11.20
Symbol	Parameter	Condition	ons	Min.	Тур.	Max.	Unit
Vdd	Supply voltage	Mask ROM version	f(STCK) ≤ 6 MHz	4.0		5.5	V
	(when ceramic resonator/on-chip		f(STCK) ≤ 4.4 MHz	2.7		5.5	1
	oscillator is used)		f(STCK) ≤ 2.2 MHz	2.0		5.5	
			f(STCK) ≤ 1.1 MHz	1.8		5.5	1
		One Time PROM version	f(STCK) ≤ 6 MHz	4.0		5.5	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	
			f(STCK) ≤ 2.2 MHz	2.5		5.5	
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)						
VDD	Supply voltage	Mask ROM version	f(XIN) ≤ 50 kHz	2.0		5.5	V
	(when quartz-crystal oscillator is used)	One Time PROM version	f(XIN) ≤ 50 kHz	2.5		5.5	V
VRAM	RAM back-up voltage	Mask ROM version	at RAM back-up mode	1.6			V
		One Time PROM version	at RAM back-up mode	2.0			V
Vss	Supply voltage		1		0		V
VIH	"H" level input voltage	P0, P1, P2, P3, P4, P5, P6	6, D0-D7, VDCE, XIN	0.8Vpd		VDD	V
VIH	"H" level input voltage	RESET	· · · · · · · · · · · · · · · · · · ·	0.85Vpd		VDD	V
VIH	"H" level input voltage	SCK, SIN, CNTR0, CNTR1	, INT0, INT1	0.85Vpd		VDD	V
VIL	"L" level input voltage	P0, P1, P2, P3, P4, P5, P6	* *	0		0.2VDD	V
VIL	"L" level input voltage	RESET		0		0.3VDD	V
VIL	"L" level input voltage	SCK. SIN. CNTR0. CNTR1	SCK, SIN, CNTR0, CNTR1, INT0, INT1			0.15VDD	V
Іон(peak)	"H" level peak output current	P0, P1, P5, D0–D7	VDD = 5 V			-20	mA
" /		CNTR0, CNTR1	VDD = 3 V			-10	1
Iон(avg)	"H" level average output current	P0, P1, P5, D0–D7	VDD = 5 V			-10	mA
(9)	(Note)	CNTR0, CNTR1	VDD = 3 V			-5	1
IOL(peak)	"L" level peak output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			24	mA
102(p 0 a.i.)		SCK, SOUT	VDD = 3 V			12	1
IoL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
102(p 0 a.r.)		, 5, 1.2521	VDD = 3 V			4	-
IoL(peak)	"L" level peak output current	D0-D5	VDD = 5 V			24	mA
102(p 0 a.i.)			VDD = 3 V			12	
IOL(peak)	"L" level peak output current	D6, D7	VDD = 5 V			40	mA
ΙΟΕ(ροαιί)	2 level peak output outrett	CNTR0, CNTR1	VDD = 3 V			30	
IoL(avg)	"L" level average output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			12	mA
ioz(avg)	(Note)	SCK, SOUT	VDD = 3 V			6	1
loL(avg)	"L" level average output current	P3, RESET	VDD = 5 V			5	mA
ioc(avg)	(Note)	J. J. KLOLI	VDD = 3 V			2	- ''''`
loL(avg)	"L" level average output current	D0-D5	VDD = 5 V			15	mA
ioc(avg)	- ·	00-05	VDD = 3 V			7	- ''''
101 (2)(2)	(Note) "L" level average output current	D6, D7	VDD = 5 V VDD = 5 V			30	mA
IoL(avg)	· '		VDD = 3 V VDD = 3 V			15	- ''''
Elou(ava)	(Note)	CNTR0, CNTR1				_60	mA
ΣIOH(avg)	"H" level total average current	P5, D0-D7, CNTR0, CNTF	X I			-60	- ''''
Elou (acca)	"I " lovel total ever	P0, P1	ITDO CNITDA				m ^
ΣIOL(avg)	"L" level total average current	P2, P5, D0-D7, RESET, CN	NIKU, CNIKT			80	mA
		P0, P1, P3, P4, P6			80		

Note: The average output current is the average value during 100 ms.

Table 3.1.3 Recommended operating conditions 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
Cymbol	Farameter		Conditions		Min.	Тур.	Max.	Offic
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.0 to 5.5 V			4.4	
				VDD = 1.8 to 5.5 V			2.2	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			6.0	
				VDD = 1.8 to 5.5 V			4.4	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			6.0	
		version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.5 to 5.5 V			2.2	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.5 to 5.5 V			4.4	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 \					4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2	
	external clock input)			VDD = 2.0 to 5.5 V			1.6	
				VDD = 1.8 to 5.5 V			0.8	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.0 to 5.5 V			3.2	
				VDD = 1.8 to 5.5 V			1.6	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8	
				VDD = 1.8 to 5.5 V			3.2	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	
		version		VDD = 2.7 to 5.5 V			3.2	
				VDD = 2.5 to 5.5 V			1.6	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.5 to 5.5 V			3.2	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Table 3.1.4 Recommended operating conditions 3

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditi	Conditions				Unit
Cyllibol	Faiailletei	Conditi				Max.	Offic
f(XIN)	Oscillation frequency	Mask ROM version	VDD = 2.0 to 5.5 V			50	kHz
	(with a quartz-crystal oscillator)	One Time PROM version	VDD = 2.5 to 5.5 V			50	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1			f(STCK)/6	Hz	
tw(CNTR)	Timer external input period	CNTR0, CNTR1	CNTR0, CNTR1				s
	("H" and "L" pulse width)						
f(Sck)	Serial I/O external input frequency	Sck				f(STCK)/6	Hz
tw(Sck)	Serial I/O external input frequency	SCK		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	Mask ROM version	$VDD = 0 \rightarrow 1.8 \text{ V}$			100	μs
	valid supply voltage rising time	One Time PROM version	$VDD = 0 \rightarrow 2.5 \text{ V}$			100	

3.1.3 Electrical characteristics

Table 3.1.5 Electrical characteristics 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Te	st conditions		Limits		
				Min.	Тур.	Max.	Unit
Vон	"H" level output voltage	VDD = 5 V	IOH = −10 mA	3			V
	P0, P1, P5, D0-D7, CNTR0, CNTR1		IOH = −3 mA	4.1			
		VDD = 3 V	IOH = -5 mA	2.1			
			IOH = −1 mA	2.4			
Vol	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V
	P0, P1, P2, P4, P5, P6		IOL = 4 mA			0.9	
	SCK, SOUT	VDD = 3 V	IOL = 6 mA			0.9	
			IOL = 2 mA			0.6	
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V
	P3, RESET		IOL = 1 mA			0.9	
		VDD = 3 V	IOL = 2 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	D0-D5		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 30 mA			2	V
	D6, D7, CNTR0, CNTR1		IOL = 10 mA			0.9	-
		VDD = 3 V	IOL = 15 mA			2	
			IOL = 5 mA			0.9	
Іін	"H" level input current	VI = VDD				2	μΑ
	P0, P1, P2, P3, P4, P5, P6, D0–D7, VDCE, RESET, SCK, SIN, CNTR0, CNTR1, INT0, INT1	Ports P4, P6 select	Ports P4, P6 selected				
lıL	"L" level input current	VI = 0 V				-2	μА
	P0, P1, P2, P3, P4, P5, P6,	P0, P1 No pull-up				_	,
	D0–D7, VDCE,	Ports P4, P6 select	ed				
	SCK, SIN, CNTR0, CNTR1,	,					
	INTO, INT1						
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ
	P0, P1, RESET		VDD = 3 V	50	120	250	
VT+ – VT–	Hysteresis	VDD = 5 V			0.2		V
• • • • • • • • • • • • • • • • • • • •	SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 3 V			0.2		1
VT+ - VT-	Hysteresis RESET	VDD = 5 V			1		V
	,	VDD = 3 V			0.4		
f(RING)	On-chip oscillator clock frequency	VDD = 5 V				700	kHz
.()	S. S. S. Somator Glock Hoquertoy	VDD = 3 V VDD = 3 V			500 250	400	1
		Mask ROM version	VDD = 1.8 V	100 30	120	200	-
Δf(XIN)	Frequency error (with RC oscillation,	$VDD = 5 V \pm 10 \%,$		30	.20	±17	%
	error of external R, C not included) (Note)	$VDD = 3 V \pm 10 \%,$	Ta = 25 °C			±17	%

Note: When RC oscillation is used, use the external 30 pF or 33 pF capacitor (C).

Table 3.1.6 Electrical characteristics 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Too	t conditions		Limits		Unit
Symbol		raiailletei	les	Conditions	Min.	Тур.	Max.	Uniii
DD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2		1.5	3.0	
				f(STCK) = f(XIN)		2.0	4.0	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1.0	
				f(STCK) = f(XIN)/2		0.6	1.2	1
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μA
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	
		oscillator,		f(STCK) = f(XIN)/2		65	130	
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	1
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μΑ
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	
				f(STCK) = f(XIN)/2		14	28	1
				f(STCK) = f(XIN)		15	30	1
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μΑ
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	1
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	1
				f(STCK) = f(RING)		150	300	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μΑ
				f(STCK) = f(RING)/4		15	30	1
				f(STCK) = f(RING)/2		20	40	
				f(STCK) = f(RING)		35	70	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μP
		(POF instruction execution)	VDD = 5 V				10	
			VDD = 3 V				6	


3.1.4 A/D converter recommended operating conditions

Table 3.1.7 A/D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditi	one			Unit	
Symbol	Falameter	Conditi	UIIS	Min.	Тур.	Max.	Oille
VDD	Supply voltage	Mask ROM version		2.0		5.5	V
		One Time PROM version		3.0		5.5	1
VIA	Analog input voltage		0		VDD	V	
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	1 I
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8		1.8	1
		One Time PROM version	VDD = 4.0 to 5.5 V	0.8		334	1
			VDD = 3.0 to 5.5 V	0.8		123	

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >




Table 3.1.8 A/D converter characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
	Faiametei			Min.	Тур.	Max.	Offic
_	Resolution					10	bits
-	Linearity error	2.7 (3.0) $V \le VDD \le 5.5 V(())$: One Time PROM version)				±2	LSB
		Mask ROM version	$2.2 \text{ V} \le \text{VDD} < 2.7 \text{ V}$			±4	
_	Differential non-linearity error	$2.2 (3.0) \text{ V} \le \text{VDD} \le 5.5 \text{ V}$ ((): One Time PROM version)				±0.9	LSE
Vот	Zero transition voltage	Mask ROM version	VDD = 5.12 V	0	10	20	mV
			VDD = 3.072 V	0	7.5	15	
			VDD = 2.56 V	0	7.5	15	
		One Time PROM version	VDD = 5.12 V	0	15	30	
			VDD = 3.072 V	3	13	23	
VFST	Full-scale transition voltage	Mask ROM version	VDD = 5.12 V	5105	5115	5125	mV
			VDD = 3.072 V	3064.5	3072	3079.5	
			VDD = 2.56 V	2552.5	2560	2567.5	
		One Time PROM version	VDD = 5.12 V	5100	5115	5130	
			VDD = 3.072 V	3065	3075	3085	
_	Absolute accuracy (Quantization error excluded)	Mask ROM version	$2.0 \text{ V} \leq \text{VDD} < 2.2 \text{ V}$			±8	LSE
IADD	A/D operating current	VDD = 5 V VDD = 3 V			150	450	μΑ
	(Note 1)				75	225	1
TCONV	A/D conversion time	f(XIN) = 6 MHz				31	μs
		f(STCK) = f(XIN) (XIN through mode) ADCK=INSTCK/6					
_	Comparator resolution					8	bits
-	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV -
			VDD = 3.072 V			±15	
			VDD = 2.56 V			±15	
		One Time PROM version	VDD = 5.12 V			±30	
			VDD = 3.072 V			±23	
_	Comparator comparison time	f(XIN) = 6 MHz f(STCK) = f(XIN) (XIN through ADCK=INSTCK/6			4	μs	

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

Logic value of comparison voltage Vref-

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)

^{2:} As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vret which is generated by the built-in D/A converter can be obtained by the following formula.

3.1.5 Voltage drop detection circuit characteristics


Table 3.1.9 Voltage drop detection circuit characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
			Min.	Тур.	Max.	Unit
VRST-	Detection voltage	Ta = 25 °C	3.3	3.5	3.7	V
	(reset occurs) (Note 1)		2.7		4.2	
			2.6		4.2	
VRST+	Detection voltage	Ta = 25 °C	3.5	3.7	3.9	V
	(reset release) (Note 2)		2.9		4.4	1
			2.8		4.4	1
VRST+ - VRST-	Detection voltage hysteresis			0.2		V
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μΑ
		VDD = 3 V		30	60	1
Trst	Detection time	$VDD \rightarrow (VRST - 0.1 \text{ V}) \text{ (Note 4)}$		0.2	1.2	ms

- Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
 - 2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
 - 3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).
 - 4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- 0.1 V].

3.1.6 Basic timing diagram



3.2 Typical characteristics

As for the standard characteristics, refer to "Renesas Technology Corp." Homepage.

http://www.renesas.com/en/720

3.3 List of precautions

3.3.1 Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

3.3.2 Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

3.3.3 Notes on I/O port

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0", "L" level can be input.

As for the port which has the output structure selection function, select the N-channel open-drain output structure.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μF bypass capacitor directly to the V_{SS} line and the V_{DD} line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNVss pin is also used as the V_{PP} pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVss/VPP pin to Vss through an approximate 5 k Ω resistor which is connected to the CNVss/VPP pin at the shortest distance.

(3) Multifunction

- Be careful that the output of ports P30 and P31 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports P20-P22 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D₆ can be used even when input of CNTR0 pin is selected.
- Be careful that the input of port D6 can be used even when output of CNTR0 pin is selected.
- Be careful that the input/output of port D₇ can be used even when input of CNTR1 pin is selected.
- Be careful that the input of port D₇ can be used even when output of CNTR1 pin is selected.

(4) Connection of unused pins

Table 3.3.1 shows the connections of unused pins.

(5) SD, RD, SZD instructions

When the SD, RD, or SZD instructions is used, do not set "10002" or more to register Y.

(6) Port P3₀/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INTO pin to be disabled, be careful about the following note.

• When the input of INTO pin is disabled (register I1₃ = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

(7) Port P3₁/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I2₃ = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

Table 3.3.1 Connections of unused pins

Pin	Connection	Usage condition		
XIN	Open.	Internal oscillator is selected.	(Note 1)	
Хоит	Open.	Internal oscillator is selected.	(Note 1)	
		RC oscillator is selected.	(Note 2)	
		External clock input is selected for main clock.	(Note 3)	
D ₀ –D ₅	Open.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
D ₆ /CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
D ₇ /CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
P0 ₀ –P0 ₃	Open.	The key-on wakeup function is not selected.	(Note 6)	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)	
		The pull-up function is not selected.	(Note 4)	
		The key-on wakeup function is not selected.	(Note 6)	
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)	
		The pull-up function is not selected.	(Note 4)	
		The key-on wakeup function is not selected.	(Note 7)	
P20/Sck	Open.	Scк pin is not selected.		
	Connect to Vss.			
P2 ₁ /S _{OUT}	Open.			
	Connect to Vss.			
P2 ₂ /S _{IN}	Open.	S _{IN} pin is not selected.		
	Connect to Vss.			
P3 ₀ /INT0	Open.	"0" is set to output latch.		
	Connect to Vss.			
P3 ₁ /INT1	Open.	"0" is set to output latch.		
	Connect to Vss.			
P3 ₂ , P3 ₃	Open.			
	Connect to Vss.			
P40/AIN4-P4				
A _{IN7}	Connect to Vss.			
P50-P53	Open.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.		
P60/AIN0-P6	33/ Open.	<u> </u>		
Ains	Connect to Vss.			

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG 0=0, MR0=1).

- 2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
 - In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
 - Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
- 3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 k Ω resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports D0–D5 and the pull-up function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to Vss and VDD)

Connect the unused pins to VSS and VDD using the thickest wire at the shortest distance against noise.

3.3.4 Notes on interrupt

(1) Setting of INT0 interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P3₀/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 2 of register I1 is changed.

(2) Setting of INTO pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P3₀/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 3 of register I1 is changed.

(3) Setting of INT1 interrupt valid waveform

Set a value to the bit 2 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P3₁/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 2 of register I2 is changed.

(4) Setting of INT1 pin input control

Set a value to the bit 3 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P3₁/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 3 of register I2 is changed.

(5) Multiple interrupts

Multiple interrupts cannot be used in the 4519 Group.

(6) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(7) P3₀/INT0 pin

When the external interrupt input pin INTO is used, set the bit 3 of register I1 to "1".

Even in this case, port P3₀ I/O function is valid.

Also, the EXF0 flag is set to "1" when bit 3 of register I1 is set to "1" by input of a valid waveform (valid waveform causing external 0 interrupt) even if it is used as an I/O port P3₀.

The input threshold characteristics (VIH/VIL) are different between INT0 pin input and port P30 input. Accordingly, note this difference when INT0 pin input and port P30 input are used at the same time.

(8) P3₁/INT1 pin

When the external interrupt input pin INT1 is used, set the bit 3 of register I2 to "1".

Even in this case, port P3₁ I/O function is valid.

Also, the EXF1 flag is set to "1" when bit 3 of register I2 is set to "1" by input of a valid waveform (valid waveform causing external 1 interrupt) even if it is used as an I/O port P3₁.

The input threshold characteristics (VIH/VIL) are different between INT1 pin input and port P31 input. Accordingly, note this difference when INT1 pin input and port P31 input are used at the same time.

(9) POF instruction

When the **POF** instruction is executed continuously after the **EPOF** instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction continuously.

3.3.5 Notes on timer

(1) Prescaler

Stop counting and then execute the **TABPS** instruction to read from prescaler data. Stop counting and then execute the **TPSAB** instruction to set prescaler data.

(2) Count source

Stop timer 1, 2, 3, 4 or LC counting to change its count source.

(3) Reading the count values

Stop timer 1, 2, 3 or 4 counting and then execute the **TAB1**, **TAB2**, **TAB3** or **TAB4** instruction to read its data.

(4) Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the T1AB, T2AB, T3AB, T4AB or TLCA instruction to write its data.

(5) Writing to reload register R1, reload register R3 and reload register R4H

When writing data to reload register R1 while timer 1 is operating respectively, avoid a timing when timer 1 underflows.

When writing data to reload register R3 while timer 3 is operating respectively, avoid a timing when timer 3 underflows.

When writing data to reload register R4H while timer 4 is operating respectively, avoid a timing when timer 4 underflows.

(6) Timer 4

- At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.
- When "H" interval extension function of the PWM signal is set to be "valid", set "01₁₆" or more to reload register R4H.

(7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction, the **WRST** instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up state.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system enters into the RAM back-up state.

(8) Pulse width input to CNTR0 pin, CNTR1 pin

Refer to section "3.1 Electrical characteristics" for rating value of pulse width input to CNTR0 pin, CNTR1 pin.

(9) Period measurement circuit

- When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".
- While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.
- When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

- When the signal for period measurement is D₆/CNTR0 pin input, do not select D₆/CNTR0 pin input as timer 1 count source.
 - (The X_{IN} input is recommended as timer 1 count source at the time of period measurement circuit use.)
- ●When the input of P3₀/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.
- Start timer operation immediately after operation of a period measurement circuit is started.
- Even when the edge for measurement is input by timer operation is started from the operation of period measurement circuit is started, timer 1 is not operated.
- When data is read from timer 1, stop the timer 1 and the period measurement circuit, and then execute the data read instruction. Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, disable the timer 1 interrupt, and then, stop the period measurement circuit. Figure 3.3.1 shows the setting example to read measurement data of period measurement circuit.

(10) Prescaler, timer 1, timer 2 and timer 3 count start time and count time when operation starts

Count starts from the first rising edge of the count source ② in Fig. 3.3.2 after prescaler, timer 1, timer 2 and timer 3 operations start ① in Fig. 3.3.2.

Time to first underflow ③ in Fig. 3.3.2 is shorter (for up to 1 period of the count source) than time among next underflow ④ in Fig. 3.3.2 by the timing to start the timer and count source operations after count starts.

(11) Timer 4 count start time and count time when operation starts

Count starts from the rising edge ② in Fig. 3.3.3 after the first falling edge of the count source, after timer 4 operation starts ① in Fig. 3.3.3.

Time to first underflow ③ in Fig. 3.3.3 is different from time among next underflow ④ in Fig. 3.3.3 by the timing to start the timer and count source operations after count starts.




Fig. 3.3.1 Period measurement circuit program example




Fig. 3.3.2 Count start time and count time when operation starts (PS, T1, T2 and T3)




Fig. 3.3.3 Count start time and count time when operation starts (T4)

3.3.6 Notes on A/D conversion

(1) Note when the A/D conversion starts again


When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 3.3.4 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.5. In addition, test the application products sufficiently.






Fig. 3.3.5 Analog input external circuit example-2

Fig. 3.3.4 Analog input external circuit example-1

(3) Notes for the use of A/D conversion 2

Do not change the operating mode of the A/D converter by bit 3 of register Q1 during A/D conversion (A/D conversion mode and comparator mode).

(4) Notes for the use of A/D conversion 3

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode (refer to Figure 3.3.6¹).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag to "0".




Fig. 3.3.6 A/D converter operating mode program example

(5) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 2 machine cycles + A/D conversion clock (ADCK) 1 clock.

(6) Analog input pins

When P40/AIN4-P43/AIN7, P60/AIN0-P63/AIN3 are set to pins for analog input, they cannot be used as I/O ports P4 and P6.

(7) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(8) Recommended operating conditions when using A/D converter

As for the supply voltage when A/D converter is used and the recommended operating condition of the A/D convesion clock frequency, refer to the "3.1 Electrical characteristics".

3.3.7 Notes on serial I/O

(1) Note when an external clock is used as a synchronous clock:

- An external clock is selected as the synchronous clock, the clock is not controlled internally.
- Serial transmit/receive is continued as long as an external clock is input. If an external clock is input 9 times or more and serial transmit/receive is continued, the receive data is transferred directly as transmit data, so that be sure to control the clock externally.

Note also that the SIOF flag is set to "1" when a clock is counted 8 times.

- Be sure to set the initial input level on the external clock pin to "H" level.
- Refer to section "3.1 Electrical characteristics" when using serial I/O with an external clock.

3.3.8 Notes on reset

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.

Refer to section "3.1 Electrical characteristics" for the reset voltage of the recommended operating conditions.

3-19

3.3.9 Notes on RAM back-up

(1) POF instruction

Execute the **POF** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction.

(2) Key-on wakeup function

After checking none of the return condition for ports (P0, P1, INT0 and INT1 specified with register K0–K2) with valid key-on wakeup function is satisfied, execute the **POF** instruction.

If at least one of return condition for ports with valid key-on wakeup function is satisfied, system returns from the RAM back-upn state immediately after the **POF** instruction is executed.

(3) Return from RAM back-up mode

After system returns from RAM back-up mode, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up mode, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register X (4 bits)
- Register E (8 bits)
- Register Y (4 bits)

(4) Watchdog timer

- The watchdog timer function is valid after system is returned from the RAM back-up state. When
 not using the watchdog timer function, stop the watchdog timer function with the DWDT instruction
 and the WRST instruction continuously every system is returned from the RAM back-up.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system goes into the RAM back-up state.

(5) Port P3₀/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INTO pin to be disabled, be careful about the following note.

• When the input of INTO pin is disabled (register I1₃ = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

(6) Port P3₁/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I2₃ = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

3.3.10 Notes on clock control

(1) Clock control

Execute the main clock $(f(X_{\mathbb{N}}))$ selection instruction (**CMCK**, **CRCK** or **CYCK** instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The **CMCK**, **CRCK** or **CYCK** instructions can be used only to select main clock $(f(X_{IN}))$. In this time, the start of oscillation and the switch of system clock are not performed.

When the **CMCK**, **CRCK** or **CYCK** instructions are never executed, main clock $(f(X_{IN}))$ cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or ($f(X_{IN})$) cannot be used for the system clock. Also, the clock source (f(RING) or $f(X_{IN})$) selected for the system clock cannot be stopped.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

(3) External clock

When the external clock signal for the main clock $(f(X_{IN}))$ is used, connect the clock source to X_{IN} pin and X_{OUT} pin open. In program, after the CMCK instruction is executed, set main clock $(f(X_{IN}))$ oscillation start to be enabled $(MR_1=0)$.

For this product, when RAM back-up mode and main clock $(f(X_{IN}))$ stop $(MR_1=1)$, X_{IN} pin is fixed to "H" in order to avoid the through current by floating of internal logic. The X_{IN} pin is fixed to "H" until main clock $(f(X_{IN}))$ oscillation start to be valid $(MR_1=0)$ by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 $k\Omega$ or more resistor to X_{IN} pin in series to limit of current by competitive signal.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

3.3.11 Electric characteristic differences between Mask ROM and One Time PROM version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

3.3.12 Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

3.4 Notes on noise 4519 Group

3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

(2) Wiring for RESET input pin

Make the length of wiring which is connected to the RESET input pin as short as possible. Especially, connect a capacitor across the RESET input pin and the Vss pin with the shortest possible wiring.

Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the RESET pin is required. If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the RESET input pin

3.4 Notes on noise 4519 Group

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.4.3 Wiring for clock I/O pins

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

Reason

The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 3.4.4 Wiring for CNVss pin

(5) Wiring to VPP pin of built-in PROM version In the built-in PROM version of the 4524 Group, the CNVss pin is also used as the built-in PROM power supply input pin VPP.

When the VPP pin is also used as the CNVss pin

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 $k\Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

Reason

The VPP pin of the built-in PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

3.4.2 Connection of bypass capacitor across Vss line and VDD line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig. 3.4.6 Bypass capacitor across the Vss line and the VDD line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 3.4.7 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.8 Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.10 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

- <The main routine>
- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

N+1≥ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

- <The interrupt processing routine>
- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.





Fig. 3.4.11 Watchdog timer by software

3.5 Package outline



RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER USER'S MANUAL 4519 Group

Publication Data: Rev.1.00 Aug 08, 2004

Published by : Sales Strategic Planning Div.

Renesas Technology Corp.

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

4519 Group User's Manual

