



5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

MAX7411/MAX7415

General Description

The MAX7411/MAX7415 5th-order, lowpass, elliptic, switched-capacitor filters (SCFs) operate from a single +5V (MAX7411) or +3V (MAX7415) supply. The devices draw only 1.2mA of supply current and allow corner frequencies from 1Hz to 15kHz, making them ideal for low-power post-DAC filtering and anti-aliasing applications. They can be put into a low-power mode, reducing supply current to 0.2µA.

Two clocking options are available: self-clocking (through the use of an external capacitor) or external clocking for tighter corner cutoff-frequency control. An offset adjust pin allows for adjustment of the DC output level.

The MAX7411/MAX7415 achieve a sharp rolloff with a transition ratio of 1.25 while still providing 37dB of stop-band rejection. Their fixed response limits the design task to selecting a clock frequency.


Applications

ADC Anti-Aliasing CT2 Base Stations
 DAC Postfiltering Speech Processing


Selector Guide

PART	TRANSITION RATIO	OPERATING VOLTAGE (V)
MAX7411	r = 1.25	+5
MAX7415	r = 1.25	+3

Typical Operating Circuit



Pin Configuration



Features

- ◆ 5th-Order Elliptic Lowpass Filters
- ◆ Low Noise and Distortion: -80dB THD+Noise
- ◆ Clock-Tunable Corner Frequency (1Hz to 15kHz)
- ◆ Single-Supply Operation: +5V (MAX7411)
+3V (MAX7415)
- ◆ Low Power: 1.2mA (operating mode)
0.2µA (shutdown mode)
- ◆ Available in 8-Pin µMAX/DIP Packages
- ◆ Low Output Offset: ±4mV

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX7411CPA	0°C to +70°C	8 Plastic DIP
MAX7411CUA	0°C to +70°C	8 µMAX
MAX7411EPA	-40°C to +85°C	8 Plastic DIP
MAX7411EUA	-40°C to +85°C	8 µMAX
MAX7415CPA	0°C to +70°C	8 Plastic DIP
MAX7415CUA	0°C to +70°C	8 µMAX
MAX7415EPA	-40°C to +85°C	8 Plastic DIP
MAX7415EUA	-40°C to +85°C	8 µMAX



Maxim Integrated Products 1

For free samples & the latest literature: <http://www.maxim-ic.com>, or phone 1-800-998-8800.
 For small orders, phone 408-737-7600 ext. 3468.

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	-0.3V to +6V
IN, OUT, COM, OS, CLK, SHDN	-0.3V to (V _{DD} + 0.3V)
OUT Short-Circuit Duration	1sec
Continuous Power Dissipation (T _A = +70°C)	
8-Pin DIP (derate 6.90mW/°C above +70°C)	552mW
8-Pin μMAX (derate 4.1mW/°C above +70°C)	330mW

Operating Temperature Ranges	
MAX741_C_A	0°C to +70°C
MAX741_E_A	-40°C to +85°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX7411

(V_{DD} = 5V; filter output measured at OUT, 10kΩ || 50pF load to GND at OUT, $\overline{\text{SHDN}} = \text{V}_{\text{DD}}$, OS = COM, 0.1μF from COM to GND, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FILTER						
Corner-Frequency Range	f _c	(Note 1)	0.001 to 15			kHz
Clock-to-Corner Ratio	f _{CLK} / f _c		100:1			
Clock-to-Corner Tempco			10			ppm/°C
Output Voltage Range			0.25	V _{DD} - 0.25		V
Output Offset Voltage	V _{OFFSET}	V _{IN} = V _{COM} = V _{DD} / 2		±4	±25	mV
DC Insertion Gain with Output Offset Removed		V _{COM} = V _{DD} / 2 (Note 2)	0	0.2	0.4	dB
Total Harmonic Distortion plus Noise	THD+N	f _{IN} = 200Hz, V _{IN} = 4V _{p-p} , measurement bandwidth = 22kHz	-81			dB
Offset Voltage Gain	A _{OS}	OS to OUT	1			V/V
COM Voltage Range	V _{COM}	Input, COM externally driven	$\frac{V_{DD}}{2} - 0.5$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.5$	V
		Output, COM internally driven	$\frac{V_{DD}}{2} - 0.2$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.2$	
Input Voltage Range at OS	V _{OS}	Measured with respect to COM	±0.1			V
Input Resistance at COM	R _{COM}		110	180		kΩ
Clock Feedthrough		T _A = +25°C	5			mV _{p-p}
Resistive Output Load Drive	R _L		10	1		kΩ
Maximum Capacitive Load at OUT	C _L		50	500		pF
Input Leakage Current at COM		$\overline{\text{SHDN}} = \text{GND}$, V _{COM} = 0 to V _{DD}	±0.2			±10 μA
Input Leakage Current at OS		V _{OS} = 0 to V _{DD}	±0.2			±10 μA
CLOCK						
Internal Oscillator Frequency	f _{OSC}	C _{OSC} = 1000pF (Note 3)	19	27	34	kHz
Clock Output Current (Internal Oscillator Mode)	I _{CLK}	V _{CLK} = 0 or 5V	±12			±20 μA
Clock Input High	V _{IH}		4.5			V
Clock Input Low	V _{IL}		0.5			V

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

MAX7411/MAX7415

ELECTRICAL CHARACTERISTICS—MAX7411 (continued)

($V_{DD} = 5V$; filter output measured at OUT, $10k\Omega \parallel 50pF$ load to GND at OUT, $\overline{SHDN} = V_{DD}$, OS = COM, $0.1\mu F$ from COM to GND, $f_{CLK} = 100kHz$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS						
Supply Voltage	V_{DD}		4.5		5.5	V
Supply Current	I_{DD}	Operating mode, no load		1.16	1.5	mA
Shutdown Current	$I_{\overline{SHDN}}$	$\overline{SHDN} = GND$		0.2	1	μA
Power-Supply Rejection Ratio	PSRR	Measured at DC		70		dB
SHUTDOWN						
\overline{SHDN} Input High	V_{SDH}		4.5			V
\overline{SHDN} Input Low	V_{SDL}				0.5	V
\overline{SHDN} Input Leakage Current		$V_{\overline{SHDN}} = 0$ to V_{DD}		± 0.2	± 10	μA

ELECTRICAL CHARACTERISTICS—MAX7415

($V_{DD} = 3V$, filter output measured at OUT pin, $10k\Omega \parallel 50pF$ load to GND at OUT, $\overline{SHDN} = V_{DD}$, OS = COM, $0.1\mu F$ from COM to GND, $f_{CLK} = 100kHz$; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS						
Corner-Frequency Range	f_C	(Note 1)		0.001 to 15		kHz
Clock-to-Corner Ratio	f_{CLK} / f_C			100:1		
Clock-to-Corner Tempco				10		ppm/ $^{\circ}C$
Output Voltage Range			0.25	$V_{DD} - 0.25$		V
Output Offset Voltage	V_{OFFSET}	$V_{IN} = V_{COM} = V_{DD} / 2$		± 4	± 25	mV
DC Insertion Gain with Output Offset Removed		$V_{COM} = V_{DD} / 2$ (Note 2)	0	0.2	0.4	dB
Total Harmonic Distortion plus Noise	THD+N	$f_{IN} = 200Hz$, $V_{IN} = 2.5Vp-p$, measurement bandwidth = 22kHz		-79		dB
Offset Voltage Gain	AOS	OS to OUT		1		V/V
COM Voltage Range	V_{COM}	Input, COM internally driven	$\frac{V_{DD}}{2} - 0.1$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.1$	V
		Output, COM internally driven	$\frac{V_{DD}}{2} - 0.1$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.1$	
Input Voltage Range at OS	V_{OS}	Measured with respect to COM		± 0.1		k Ω
Input Resistance at COM	R_{COM}		110	180		k Ω
Clock Feedthrough		$T_A = +25^{\circ}C$		3		mVp-p
Resistance Output Load Drive	R_L		10	1		k Ω
Maximum Capacitive Load at OUT	C_L		50	500		pF
Input Leakage Current at COM		$\overline{SHDN} = GND$, $V_{COM} = 0$ to V_{DD}		± 0.2	± 10	μA
Input Leakage Current at OS		$V_{OS} = 0$ to V_{DD}		± 0.2	± 10	μA

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

ELECTRICAL CHARACTERISTICS—MAX7415 (continued)

($V_{DD} = 3V$, filter output measured at OUT pin, $10k\Omega \parallel 50pF$ load to GND at OUT, $\overline{SHDN} = V_{DD}$, OS = COM, $0.1\mu F$ from COM to GND, $f_{CLK} = 100kHz$; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK						
Internal Oscillator Frequency	f_{OSC}	$C_{OSC} = 1000pF$ (Note 3)	19	27	34	kHz
Clock Output Current (Internal Oscillator Mode)	I_{CLK}	$V_{CLK} = 0$ or $3V$		± 12	± 20	μA
Clock Input High	V_{IH}		2.5			V
Clock Input Low	V_{IL}				0.5	V
POWER REQUIREMENTS						
Supply Voltage	V_{DD}		2.7		3.6	V
Supply Current	I_{DD}	Operating mode, no load		1.13	1.5	mA
Shutdown Current	I_{SHDN}	$\overline{SHDN} = GND$		0.2	1	μA
Power-Supply Rejection Ratio	PSRR	Measured at DC		70		dB
SHUTDOWN						
\overline{SHDN} Input High	V_{SDH}		2.5			V
\overline{SHDN} Input Low	V_{SDL}				0.5	V
\overline{SHDN} Input Leakage Current		$V_{\overline{SHDN}} = 0$ to V_{DD}		± 0.2	± 10	μA

ELLIPTIC FILTER (1.25) CHARACTERISTICS

($V_{DD} = +5V$ for MAX7411, $V_{DD} = +3V$ for MAX7415, filter output measured at OUT, $10k\Omega \parallel 50pF$ load to GND at OUT, $\overline{SHDN} = V_{DD}$, $V_{COM} = V_{OS} = V_{DD} / 2$; $f_{CLK} = 100kHz$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Gain with DC Gain Error Removed (Note 4)	$f_{IN} = 0.38f_C$	-0.4	-0.2	0.4	dB
	$f_{IN} = 0.63f_C$	-0.4	0.2	0.4	
	$f_{IN} = 0.68f_C$	-0.4	-0.2	0.4	
	$f_{IN} = 0.97f_C$	-0.4	0.2	0.4	
	$f_{IN} = f_C$	-0.7	-0.2	0.2	
	$f_{IN} = 1.25f_C$		-38.5	-34	
	$f_{IN} = 1.43f_C$		-37.2	-35	
	$f_{IN} = 3.25f_C$		-37.2	-35	

Note 1: The maximum f_C is defined as the clock frequency $f_{CLK} = 100 \times f_C$ at which the peak $S / (THD+N)$ drops to 68dB with a sinusoidal input at $0.2f_C$.

Note 2: DC insertion gain is defined as $\Delta V_{OUT} / \Delta V_{IN}$.

Note 3: f_{OSC} (kHz) $\approx 27 \times 10^3 / C_{OSC}$ (C_{OSC} in pF).








Note 4: The input frequencies, f_{IN} , are selected at the peaks and troughs of the ideal elliptic frequency responses.

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

MAX7411/MAX7415

Typical Operating Characteristics

($V_{DD} = +5V$ for MAX7411, $V_{DD} = +3V$ for MAX7415, $f_{CLK} = 100kHz$, $\overline{SHDN} = V_{DD}$, $COM = OS = V_{DD} / 2$, $T_A = +25^\circ C$, unless otherwise noted.)









LABEL	f_{IN} (Hz)	f_c (kHz)	f_{CLK} (kHz)	MEASUREMENT BANDWIDTH (kHz)
A	200	1	100	22
B	1k	5	500	80

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

Typical Operating Characteristics (continued)

($V_{DD} = +5V$ for MAX7411, $V_{DD} = +3V$ for MAX7415, $f_{CLK} = 100kHz$, $\overline{SHDN} = V_{DD}$, $COM = OS = V_{DD} / 2$, $T_A = +25^\circ C$, unless otherwise noted.)



5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

Pin Description

MAX7411/MAX7415

PIN	NAME	FUNCTION
1	COM	Common Input Pin. Biased internally at mid-supply. Bypass externally to GND with 0.1μF capacitor. To override internal biasing, drive with an external supply.
2	IN	Filter Input
3	GND	Ground
4	V _{DD}	Positive Supply Input. +5V for MAX7411; +3V for MAX7415.
5	OUT	Filter Output
6	OS	Offset Adjust Input. To adjust output offset, bias OS with a resistive voltage-divider between an external supply and ground. Connect OS to COM if no offset adjustment is needed.
7	$\overline{\text{SHDN}}$	Shutdown Input. Drive low to enable shutdown mode; drive high or connect to V _{DD} for normal operation.
8	CLK	Clock Input. Connect an external capacitor (C _{OSC}) from CLK to ground to set the internal oscillator frequency. To override the internal oscillator, connect to an external clock.

Detailed Description

The MAX7411/MAX7415 family of 5th-order, elliptic, lowpass filters provides sharp rolloff with good stop-band rejection. All parts operate with a 100:1 clock-to-corner frequency ratio and a 15kHz maximum corner frequency.

Most switched-capacitor filters (SCFs) are designed with biquadratic sections. Each section implements two pole-zero pairs, and the sections can be cascaded to produce higher order filters. The advantage to this approach is ease of design. However, this type of design is highly sensitive to component variations if any section's Q is high. The MAX7411/MAX7415 use an alternative approach, which is to emulate a passive network using switched-capacitor integrators with summing and scaling. The passive network can be synthesized using CAD programs, or can be found in many filter books. Figure 1 shows a basic 5th-order ladder elliptic filter structure.

A switched-capacitor filter that emulates a passive ladder filter retains many of the same advantages. The component sensitivity of a passive ladder filter is low




Figure 1. 5th-Order Ladder Elliptic Filter Network

when compared to a cascaded biquadratic design, because each component affects the entire filter shape rather than a single pole-zero pair. In other words, a mismatched component in a biquadratic design will have a concentrated error on its respective poles, while the same mismatch in a ladder filter design will spread its error over all poles.

Elliptic Characteristics

Lowpass elliptic filters such as the MAX7411/MAX7415 provide the steepest possible rolloff with frequency of the four most common filter types (Butterworth, Bessel, Chebyshev, and elliptic). The high Q value of the poles near the passband edge combined with the stopband zeros allows for the sharp attenuation characteristic of elliptic filters, making these devices ideal for anti-aliasing and DAC postfiltering in single-supply systems. See the *Anti-Aliasing and DAC Postfiltering* section.

In the frequency domain, the first transmission zero causes the filter's amplitude to drop to a minimum level. Beyond this zero, the response rises as the frequency increases until the next transmission zero. The stopband begins at the stopband frequency, f_s . At frequencies above f_s , the filter's gain does not exceed the gain at f_s . The corner frequency, f_c , is defined as the point where the filter output attenuation falls just below the passband ripple. The transition ratio is defined as the ratio of the stopband frequency to the corner frequency:

$$r = f_s / f_c$$

The MAX7411/MAX7415 have a transition ratio of 1.25 (providing steep rolloff) and typically 37dB of stopband rejection.

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters




Figure 2. Elliptic Filter Response




Figure 3. Offset Adjustment Circuit

Clock Signal

External Clock

The MAX7411/MAX7415 SCFs were designed for use with external clocks that have a 50% ±10% duty cycle. When using an external clock, drive the CLK pin with a CMOS gate powered from 0 to VDD. Varying the rate of the external clock will adjust the corner frequency of the filter:

$$f_c = f_{CLK} / 100$$

Internal Clock

When using the internal oscillator, the capacitance (COSC) on CLK determines the oscillator frequency:

$$f_{OSC} \text{ (kHz)} = 27 \times 10^3 / C_{OSC} \text{ (pF)}$$

Since COSC is in the low picofarads, minimize the stray capacitance at CLK so that it does not affect the internal oscillator frequency. Varying the rate of the internal oscillator adjusts the filter's corner frequency by a 100:1 clock-to-corner frequency ratio. For example, an internal oscillator frequency of 100kHz produces a nominal corner frequency of 1kHz.

Input Impedance vs. Clock Frequencies

The MAX7411/MAX7415's input impedance is effectively that of a switched-capacitor resistor (see the following equation), and is inversely proportional to frequency. The input impedance values determined by the equation represent the average input impedance, since the input current is not continuous. A good general rule is that the driver's source resistance should be less than 10% of the filter's input impedance.

Estimate the input impedance of the filter by using the following formula:

$$Z_{IN} = 1 / (f_{CLK} \times C_{IN})$$

where fCLK = clock frequency and CIN = 1pF.

Low-Power Shutdown Mode

The MAX7411/MAX7415 have a shutdown mode that is activated by driving SHDN low. In shutdown mode, the filter supply current reduces to 0.2µA, and the output of the filter becomes high impedance. For normal operation, drive SHDN high or connect to VDD.

Applications Information

Offset (OS) and Common-Mode (COM)

Input Adjustment

COM sets the common-mode input voltage and is biased at mid-supply with an internal resistor-divider. If the application does not require offset adjustment, connect OS to COM. For applications where offset adjustment is required, apply an external bias voltage through a resistor-divider network to OS, as shown in Figure 3. For applications that require DC level shifting, adjust OS with respect to COM. (Note: OS should not be left unconnected.) The output voltage can be represented by these equations:

$$V_{OUT} = (V_{IN} - V_{COM})LPF + V_{OS}$$

$$V_{COM} = V_{DD} / 2 \text{ (typical)}$$

where (VIN - VCOM) is lowpass filtered by the SCF and OS is added at the output stage. See the *Electrical Characteristics* table for the input voltage range of COM and OS. Changing the voltage on COM or OS significantly from mid-supply will reduce the dynamic range.

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

MAX7411/MAX7415




Figure 4. Dual-Supply Operation

Power Supplies

The MAX7411 operates from a single +5V supply and the MAX7415 operates from a single +3V supply. Bypass V_{DD} to GND with a $0.1\mu\text{F}$ capacitor. If dual supplies are required, connect the COM pin to the system ground and the GND pin to the negative supply. Figure 4 shows an example of dual-supply operation. Single-supply and dual-supply performance are equivalent. For either single-supply or dual-supply operation,

drive CLK and $\overline{\text{SHDN}}$ from the GND pin (V^- in dual supply operation) to V_{DD} . Use the MAX7411 for ± 2.5 , and use the MAX7415 for ± 1.5 V. For ± 5 V dual-supply applications, see the MAX291/MAX292/MAX295/MAX296 and MAX293/MAX294/MAX297 data sheets.

Input Signal Amplitude Range

The optimal input signal range may be determined by observing the voltage level at which the signal-to-noise plus distortion (SINAD) ratio is maximized for a given corner frequency. The *Typical Operating Characteristics* show the MAX7411/MAX7415 THD+Noise response as the input signal's peak-to-peak amplitude is varied.

Anti-Aliasing and DAC Postfiltering

When using the MAX7411/MAX7415 for anti-aliasing or DAC postfiltering, synchronize the DAC (or ADC) and the filter clocks. If the clocks are not synchronized, beat frequencies will alias into the desired passband.

Harmonic Distortion

Harmonic distortion arises from nonlinearities within the filter. These nonlinearities generate harmonics when a pure sine wave is applied to the filter input. Table 1 lists typical harmonic distortion values for the MAX7411/MAX7415 with a $10\text{k}\Omega$ load at $T_A = +25^\circ\text{C}$.

Table 1. Typical Harmonic Distortion

FILTER	f _{CLK} (kHz)	f _{IN} (Hz)	V _{IN} (V _{p-p})	TYPICAL HARMONIC DISTORTION (dB)			
				2nd	3rd	4th	5th
MAX7411	500	1k	4	-90	-80	-92	-88
	100	200		-88	-86	-92	-88
MAX7415	500	1k	2	-87	-86	-90	-90
	100	200		-90	-87	-90	-90

Chip Information

TRANSISTOR COUNT: 1457

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

MAX7411/MAX7415

Package Information

	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.036	0.044	0.91	1.11
A1	0.004	0.008	0.10	0.20
B	0.010	0.014	0.25	0.36
C	0.005	0.007	0.13	0.18
D	0.116	0.120	2.95	3.05
e	0.0256		0.65	
E	0.116	0.120	2.95	3.05
H	0.188	0.198	4.78	5.03
L	0.016	0.026	0.41	0.66
α	0°	6°	0°	6°

NOTES:
 1. D&E DO NOT INCLUDE MOLD FLASH.
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15mm(.006").
 3. CONTROLLING DIMENSION: INCHES

MAXIM			
PROPRIETARY INFORMATION			
TITLE: BLD uMAX PACKAGE OUTLINE DWG.			
APPROVAL	DOCUMENT CONTROL NO.	REV	D 1/1
	21-0036		

8LUMX00.ERS

5th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

Package Information (continued)

MAX7411/MAX7415

