

Package EJ: MLP/TDFN, 3 × 3 mm 0.75 mm Nominal Height





Approximate Scale 1:1

The A8439 is a highly integrated IC that charges photoflash capacitors for digital and film cameras. An integrated MOSFET switch drives the transformer in a flyback topology. It also features an integrated IGBT driver that facilitates the flash discharge function and saves board space.

The CHARGE pin enables the A8439 and starts the charging of the output capacitor. When the designated output voltage is reached, the A8439 stops the charging until the CHARGE pin is toggled again. Pulling the CHARGE pin low stops the charging. The DONE pin is an open-drain indicator of when the designated output voltage is reached.

The peak current limit can be adjusted to eight different levels between 270 mA to 1.4 A, by clocking the CHARGE pin. This allows the user to operate the flash even at low battery voltages.

The A8439 can be used with two Alkaline/NiMH/NiCAD or one single-cell Li+ battery connected to the transformer primary. Connect the VIN pin to a 3.0 to 5.5 V supply, which can be either the system rail or the Li+ battery, if used.

The A8439 is available in a very low profile (0.75 mm) 10-terminal 3×3 mm MLP/TDFN package, making it ideal for space-constrained applications. It is lead (Pb) free, with 100% matte-tin leadframe plating.

### A8439

# Photoflash Capacitor Charger with IGBT Driver and Refresh

### **FEATURES**

- Power with 1 Li+ or 2 Alkaline/NiMH/NiCAD batteries
- Adjustable output voltage
- Autorefresh
- >75% efficiency
- Eight-level, digitally-programmable current limit
- Charge complete indication
- Integrated IGBT driver with trigger
- No primary-side Schottky diode needed
- Low-profile package (0.75 mm nominal height)

### APPLICATIONS

- Digital camera flash
- Film camera flash
- Cell phone flash
- Emergency strobe light




Figure 1. Typical circuit with separate power supply to transformer





Figure 2. Typical circuit with single power supply

### **Functional Block Diagram**




### Terminal List Table

Torrinia Liot rabio			
Number	Name	Function	
1,10	NC	No connection	
2	IGBTDRV	IGBT driver gate drive output	
3	VIN	Power supply input	
4	GND	Device ground	
5	CHARGE	Charging enable and ISWLIM code input; set to low to power-off the A8439	
6	SW	Switch, internally connected to the DMOS power FET drain	
7	TRIGGER	Strobe signal input	
8	DONE	Open drain, when pulled low by internal MOSFET, indicates that charging target level has been reached	
9	FB	Output voltage feedback	

Package Thermal Characteristics  $R_{\theta \rm JA}$  = 45 °C/W, on a 4-layer board. Additional information is available on the Allegro Web site.

### Device Pin-out Diagram



### **Absolute Maximum Ratings**

Input or Output Voltage

SW pin, V <sub>SW</sub>	. –0.3 to 40 V
IGBTDRV pin, V <sub>IGBTDRV</sub> <b>0.3</b>	to $V_{IN}$ + 0.3 $V$
FB pin, V <sub>FB</sub>	0.3 to V <sub>IN</sub>
All other pins, V <sub>x</sub>	0.3 to 7 V
Operating Ambient Temperature, T <sub>A</sub>	-40°C to 85°C
Maximum Junction Temperature, T <sub>J(max)</sub>	150°C
Storage Temperature, T <sub>S</sub>	55°C to 150°C



### ELECTRICAL CHARACTERISTICS Typical values at $T_A$ = 25°C and $V_{IN}$ = 3.3 V (unless otherwise noted)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage*	V <sub>IN</sub>		3	_	5.5	V
		Charging	_	1.5	_	mA
Supply Current	I <sub>IN</sub>	Charging done / Refresh monitoring	_	300	600	μA
		Shutdown (V <sub>CHARGE</sub> = 0 V, V <sub>TRIGGER</sub> = 0 V)	_	0.01	1	μA
	I <sub>SWLIM1</sub>		1.2	1.4	1.6	Α
	I <sub>SWLIM2</sub>		_	1.2	_	Α
	I <sub>SWLIM3</sub>		_	1.0	_	Α
Primary Side Current Limit	I <sub>SWLIM4</sub>		_	0.86	_	Α
(ILIM clock input at CHARGE pin)	I <sub>SWLIM5</sub>		_	0.7	_	Α
	I <sub>SWLIM6</sub>		_	0.55	_	Α
	I <sub>SWLIM7</sub>		_	0.4	1	Α
	I <sub>SWLIM8</sub>		_	0.27	_	Α
SW On Resistance	$R_{DS(On)SW}$	$V_{IN} = 3.3 \text{ V}, I_D = 800 \text{ mA}, T_A = 25^{\circ}\text{C}$	_	0.27	_	Ω
SW Leakage Current*	I <sub>SWLKG</sub>	V <sub>SW</sub> = 35 V	_	_	1	μΑ
SW Maximum Off-Time	t <sub>OFF(Max)</sub>		_	18	_	μs
CHARGE Input Current	I <sub>CHARGE</sub>	V <sub>CHARGE</sub> = V <sub>IN</sub>	_	_	1	μA
CHARGE Input Voltage*	V <sub>CHARGE(H)</sub>		2	_	_	V
-	$V_{CHARGE(L)}$		_	_	8.0	V
ILIM Clock High Time at CHARGE Pin	$t_{ILIM(H)}$		0.2	_	_	μs
ILIM Clock Low Time at CHARGE Pin	$t_{ILIM(L)}$		0.2	_	_	μs
Total ILIM Setup Time	t <sub>ILIM(SU)</sub>		_	60	-	μs
DONE Output Leakage Current*	I <sub>DONELKG</sub>		_	_	1	μA
DONE Output Low Voltage*	$V_{DONE(L)}$	32 μA into DONE pin	_	_	100	mV
FB Voltage Threshold*	V <sub>FB</sub>		1.187	1.205	1.223	V
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> = 1.205 V	_	-120	_	nA
UVLO Enable Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising	2.55	2.65	2.75	V
UVLO Hysteresis	V <sub>UVLOHYS</sub>		_	150	_	mV
IGBT Driver				Į.		
IGBTDRV On Resistance to VIN	R <sub>DS(On)I-V</sub>	$V_{IN}$ = 3.3 V, $V_{IGBTDRV}$ = 1.5 V, $V_{TRIGGER}$ = $V_{IN}$	_	5	_	Ω
IGBTDRV On Resistance to GND	R <sub>DS(On)I-G</sub>	V <sub>IN</sub> = 3.3 V, V <sub>IGBTDRV</sub> = 1.5 V, V <sub>TRIGGER</sub> = 0 V	_	6	_	Ω
TRIGGER Input Current	I <sub>TRIGGER</sub>	V <sub>TRIGGER</sub> = V <sub>IN</sub>	_	_	1	μΑ
TRIGGER Input Voltage*	V <sub>TRIGGER(H)</sub>		2	_	_	V
TRIGGER IIIput Voltage	V <sub>TRIGGER(L)</sub>		_	_	8.0	V
Propagation Delay, Rising	t <sub>Dr</sub>	$R_{gate}$ =12 Ω, $C_{LOAD}$ = 6500 pF, $V_{IN}$ = 3.3 V	_	30	_	ns
Propagation Delay, Falling	t <sub>Df</sub>	$R_{gate}$ =12 Ω, $C_{LOAD}$ = 6500 pF, $V_{IN}$ = 3.3 V	_	30	_	ns
Output Rise Time	t <sub>r</sub>	$R_{gate}$ =12 Ω, $C_{LOAD}$ = 6500 pF, $V_{IN}$ = 3.3 V	_	70	_	ns
Output Fall Time	t <sub>f</sub>	$R_{gate}$ =12 $\Omega$ , $C_{LOAD}$ = 6500 pF, $V_{IN}$ = 3.3 $V$	_	70	_	ns

<sup>\*</sup>Guaranteed by design and characterization over operating temperature range, -40°C to 85°C.




### **Performance Characteristics**


Tests performed using application circuit shown in figure 8 with I<sub>SWLIM</sub> set to 1.4A (Single rising edge on CHARGE pin), unless otherwise noted

### **Charging Waveforms**


Symbol	Parameter	Units/Division
C1	V <sub>OUT</sub>	50 V
C4	$I_{BATT(Avg)}$	200 mA
t	time	1 s
Conditions	Parameter	Value
	$V_{BATT}$	2.5 V
	$V_{BIAS}$	3.3 V
	C <sub>OUT</sub>	100 µF




Symbol	Parameter	Units/Division
C1	V <sub>OUT</sub>	50 V
C4	$I_{BATT(Avg)}$	200 mA
t	time	1 s
Conditions	Parameter	Value
	$V_{BATT}$	3.6 V
	$V_{BIAS}$	3.3 V
	C <sub>OUT</sub>	100 μF




Symbol	Parameter	Units/Division
C1	V <sub>OUT</sub>	50 V
C4	I <sub>BATT(Avg)</sub>	200 mA
t	time	1 s
Conditions	Parameter	Value
	$V_{BATT}$	4.2 V
	$V_{BIAS}$	3.3 V
	Сопт	100 µF




Performance Characteristics, continued
Tests performed using application circuit shown in figure 8
with I<sub>SWLIM</sub> set to 1.4A (Single rising edge on CHARGE pin), unless otherwise noted






### Typical Switching Waveform

Symbol	Parameter	Units/Division
C1	V <sub>OUT</sub>	50 V
C2	$V_{SW}$	10 V
C3	$V_{BATT}$	5 V
C4	I <sub>Primary</sub>	500 mA
t	time	2 µs
Conditions	Parameter	Value
	V <sub>OUT</sub>	300 V
	$V_{BATT}$	$V_{IN}$



### **IGBT Drive Timing Definition**






Performance Characteristics, continued Tests performed using application circuit shown in figure 8 with  $I_{SWLIM}$  set to 1.4A (Single rising edge on CHARGE pin), unless otherwise noted

#### **IGBT** Drive Performance


### Rising Signal

Symbol	Parameter	Units/Division
C2	V <sub>IGBTDRV</sub>	1 V
C3	$V_{TRIGGER}$	1 V
t	time	50 ns
Conditions	Parameter	Value
	$t_Dr$	22.881 ns
	t <sub>r</sub>	63.125 ns
	$C_{LOAD}$	6800 pF
	$R_{gate}$	12 Ω



### Falling Signal

Symbol	Parameter	Units/Division
C2	$V_{IGBTDRV}$	1 V
C3	$V_{TRIGGER}$	1 V
t	time	50 ns
Conditions	Parameter	Value
	t <sub>Df</sub>	27.427 ns
	t <sub>f</sub>	65.529 ns
	$C_{LOAD}$	6800 pF
	R <sub>gate</sub>	12 Ω





### **Functional Description**

#### Overview

The A8439 is a photoflash capacitor charger control IC with adjustable input current limiting and automatic refresh. It also integrates an IGBT driver for strobe operation of the flash tube, dramatically saving board space in comparison to discrete solutions for strobe flash operation. The control logic is shown in the functional block diagram.

The charging operation of the A8439 is started by a low-to-high signal on the CHARGE pin. The primary peak current is set by input clock signals from the CHARGE pin. When a charging cycle is initiated, the transformer primary side current, I<sub>Primary</sub>, ramps up linearly at a rate determined by the combined effect of the battery voltage, V<sub>BATT</sub>, and the primary side inductance, L<sub>Primary</sub>. When I<sub>Primary</sub> reaches the current limit, I<sub>SWLIM</sub>, the internal MOSFET is turned off immediately, allowing the energy to be pushed into the photoflash capacitor, C<sub>OUT</sub>, from the secondary winding. The secondary side current drops linearly as C<sub>OUT</sub> charges. The recharging cycle starts again, either after the transformer flux is reset, or after a predetermined time period, t<sub>OFF(Max)</sub> (18 μs), whichever occurs first.

While the internal MOSFET switch is turned off, the output voltage, V<sub>OUT</sub>, is sensed by a resistor string, R<sub>1</sub> through R<sub>3</sub>, connected between the anode of the output diode, D1, and ground. This resistor string forms a voltage divider that feeds back to the FB pin. The resistors must be sized to achieve a desired output voltage level based on a typical value of 1.205 V at the FB pin. As soon as V<sub>OUT</sub> reaches the desired value, the charging process is terminated. The A8439 automatically starts a new charging cycle when the internal voltage sensing circuit detects a 10 % drop in the output voltage. Toggling the CHARGE pin can also start a refresh operation.

#### Auto Refresh

The A8439 features autorefresh when the feedback resistor network is connected at the output. Autorefresh initiates when the output voltage drops to  $\approx 90$  % of the set stop voltage of the resistor network. The operation is shown in figure 3.

### Input Current Limiting

The peak current limit can be adjusted to eight different levels, from 270 mA to 1.4 A, by clocking the CHARGE pin. An internal digital circuit decodes the input clock signals to a counter, which sets the charging time. This flexible scheme allows the user to operate the flash circuit according to different battery input voltages. The battery life can be effectively extended by setting a lower current limit at low battery voltages.

Figure 4 shows the ILIM clock timing scheme protocol. The total ILIM setup time, t<sub>ILIM(SU)</sub>, denotes the time needed for the decoder circuit to receive ILIM inputs and set  $I_{SWLIM}$ , and has a typical duration of 60 µs.




Figure 3. Autorefresh waveform of A8439. Feedback resistor network is connected at the output.



Figure 5 shows the timing definition of the primary current limiting circuit. At the end of the setup period,  $t_{\rm ILIM(SU)},$  primary current starts to ramp up to the set  $I_{\rm SWIM}.$  The  $I_{\rm SWLIM}$  setting remains in effect as long as the CHARGE pin is high. To reset the ILIM counter, pull the CHARGE pin low before clocking in the new setting.

After the first start-up or an ILIM counter reset, each new current limit can be set by sending a burst of pulses to the CHARGE pin. The first rising edge starts the ILIM counter, and up to 8 rising edges will be counted to set the  $I_{SWLIM}$  level. The CHARGE pin will stay HIGH afterwards. The user has a maximum of 32  $\mu s$  to clock in the input pulses. The four panels of figure 6 show examples of the pulse streams and the resulting current levels.




Figure 4. ILIM Clock Timing Definition




Figure 5. Current Limiting Waveforms. Example shows setting at  $\rm I_{SWLIM4}.$ 




Figure 6. ILIM programming waveforms for ILIM = 1.4 A, 1.2 A, 1.0 A, and 0.86 A.



Figure 7 shows the last charging cycle, when the CHARGE pin is forced low before charging has been completed.

The A8439 implements an adaptive off-time, t<sub>OFF</sub>, control. After the switch is turned off, a sensing circuit tracks the flyback

voltage at the SW node. As soon as this voltage swings below 1.2 V, the switch is turned on again for the next charging cycle. However, when the photoflash capacitor charger circuit starts up at low output voltage, a timeout may be triggered to limit the maximum switch off-time to  $20~\mu s$ .




Figure 7. Last charging cycle, when the CHARGE pin is forced low before charging is complete.



### **Applications Information**

### Transformer Design

**Turns Ratio.** The minimum transformer turns ratio, N, (Secondary:Primary) should be chosen based on the following formula:

$$N \ge \frac{V_{\text{OUT}} + V_{\text{D\_Drop}}}{40 - V_{\text{BATT}}} \tag{1}$$

where:

 $V_{\rm OUT}$  (V) is the required output voltage level,  $V_{\rm D\_Drop}$  (V) is the forward voltage drop of the output diode(s),  $V_{\rm BATT}$  (V) is the transformer battery supply, and 40 (V) is the rated voltage for the internal MOSFET switch,

40 (V) is the rated voltage for the internal MOSFET switch, representing the maximum allowable reflected voltage from the output to the SW pin.

For example, if  $V_{BATT}$  is 3.5 V and  $V_{D\_Drop}$  is 1.7 V (which could be the case when two high voltage diodes were in series), and the desired  $V_{OUT}$  is 320 V, then the turns ratio should be at least 8.9.

In a worst case, when  $V_{BATT}$  is highest and  $V_{D\_Drop}$  and  $V_{OUT}$  are at their maximum tolerance limit, N will be higher. Taking  $V_{BATT} = 5.5 \text{ V}$ ,  $V_{D\_Drop} = 2 \text{ V}$ , and  $V_{OUT} = 320 \text{ V} \times 102 \% = 326.4 \text{ V}$  as the worst case condition, N can be determined to be 9.5.

In practice, always choose a turns ratio that is higher than the calculated value to give some safety margin. In the worst case example, a minimum turns ratio of N=10 is recommended.

**Primary Inductance**. The A8439 has a minimum switch off-time,  $t_{OFF(min)}$ , of 300 ns, to ensure correct SW node voltage sensing. As a loose guideline when choosing the primary inductance,

 $L_{Primary}$  ( $\mu H$ ), use the following formula:

$$L_{\text{Primary}} \ge \frac{300 \times 10^{-9} \times V_{\text{OUT}}}{N \times I_{\text{SWLIM}}} \quad . \tag{2}$$

Ideally, the charging time is not affected by transformer primary inductance. In practice, however, it is recommended that a primary inductance be chosen between 10  $\mu H$  and 20  $\mu H$ . When  $L_{Primary}$  is less than 10  $\mu H$ , parasitic elements associated with flyback from the transformer lead to lower efficiency and longer charging time. When  $L_{Primary}$  is greater than 20  $\mu H$ , the rating of the transformer must be dramatically increased to handle the required power density, and the series resistances are usually higher. A design that is optimized to achieve a small footprint solution would have an  $L_{Primary}$  of 12 to 14  $\mu H$ , with minimized leakage inductance and secondary capacitance, and minimized primary and secondary series resistance. Please refer to the table Recommended Components for more information.

**Leakage Inductance and Secondary Capacitance.** The transformer design should minimize the leakage inductance to ensure the turn-off voltage spike at the SW node does not exceed the 40 V limit. An achievable minimum leakage inductance for this application, however, is usually compromised by an increase in parasitic capacitance. Furthermore, the transformer secondary capacitance should be minimized. Any secondary capacitance is multiplied by  $N^2$  when reflected to the primary, leading to high initial current swings when the switch turns on, and to reduced efficiency.




Figure 8. Typical circuit for photoflash capacitor charging application.

Symbol	Rating
C1	0.1 μF, X5R or X7R, 10 V
C2	4.7 μF, X5R or X7R, 10 V
C3	1 nF, X5R or X7R, 10 V
D1	Fairchild Semiconductor BAV23S (dual diode connected in series)
T1	Tokyo Coil Engineering T-16-024A, $L_{Primary}$ = 12 $\mu$ H, N = 10.2
R1, R2	1206 Resistor, 1 %
R3	0603 Resistor, 1 %
R4	Pull-up resistor

#### Adjusting Output Voltage

The A8439 senses output voltage during switch off-time. This allows the voltage divider network, R1 through R3 (see figure 8), to be connected at the anode of the high voltage output diode, D1, eliminating power loss due to the feedback network when charging is complete. The output voltage can be adjusted by selecting proper values of the voltage divider resistors. Use the following equation to calculate values for Rx  $(\Omega)$ :

$$\frac{R_1 + R_2}{R_3} = \frac{V_{\text{OUT}}}{V_{\text{FR}}} - 1 \ . \tag{3}$$

R1 and R2 together need to have a breakdown voltage of at least 300 V. A typical 1206 surface mount resistor has a 150 V breakdown voltage rating. It is recommended that R1 and R2 have similar values to ensure an even voltage stress between them. Recommended values are:

$$R1 = R2 = 4.99 \text{ M}\Omega (1206)$$

 $R3 = 39 \text{ k}\Omega (0603)$ 

which together yield a stop voltage of 303 V.

Recommended Components Table

Using higher resistance ratings for R1, R2, and R3 does not offer significant efficiency improvement, because the power loss of the feedback network occurs mainly during switch off-time, and because the off-time is only a small fraction of each charging cycle.

#### **Output Diode Selection**

Choose the rectifying diode(s), D1, to have small parasitic capacitance (short reverse recovery time) while satisfying the reverse voltage and forward current requirements.

The peak reverse voltage of the diode, V<sub>D Peak</sub>, occurs when the

internal MOSFET switch is closed, and the primary-side current starts to ramp-up. It can be calculated as:

$$V_{\rm D~Peak} = V_{\rm OUT} + N \times V_{\rm BATT} \,. \tag{4}$$

The peak current of the rectifying diode, ID Peak, is calculated as:

$$I_{\text{D. Peak}} = I_{\text{Primary Peak}}/N.$$
 (5)

### Input Capacitor Selection

Ceramic capacitors with X5R or X7R dielectrics are recommended for the input capacitor, C2. It should be rated at least  $4.7 \mu F/6.3 \text{ V}$  to decouple the battery input,  $V_{BATT}$ , at the primary of the transformer. When using a separate bias,  $V_{BIAS}$ , for the A8439 VIN supply, connect at least a 0.1  $\mu$ F/6.3 V bypass capacitor to the VIN pin.

### Layout Guidelines

Key to a good layout for the photoflash capacitor charger circuit is to keep the parasitics minimized on the power switch loop (transformer primary side) and the rectifier loop (secondary side). Use short, thick traces for connections to the transformer primary and SW pin.

Output voltage sensing circuit elements must be kept away from switching nodes such as SW pin. It is important that the DONE signal trace and other signal traces be routed away from the transformer and other switching traces, in order to minimize noise pickup. In addition, high voltage isolation rules must be followed carefully to avoid breakdown failure of the circuit board.


Component	Rating	Part Number	Source
C1, Input Capacitor	0.1 µF, ±10%, 16 V X7R ceramic capacitor (0603)	GRM188R71C104KA01D	Murata
C2, Input Capacitor	4.7 μF, ±10%, 10 V, X5R ceramic capacitor (0805)	LMK212BJ475KG	Taiyo Yuden
COUT, Photoflash Capacitor	20 to 180 μF, 330 V		Chemi-Con
D1, Output Diode	2 x 250 V, 225 mA, 5 pF	BAV23S	Philips Semiconductor, Fairchild Semiconductor
R1, R2, FB Resistors	4.99 MΩ, <sup>1</sup> / <sub>4</sub> W ±1% (1206)	9C12063A4994FKHFT	Yageo
R3, FB Resistor	39.0 kΩ <sup>1</sup> / <sub>10</sub> W ±1% (0603)	9C06031A3902FKHFT	Yageo
	1:10.2, L <sub>Primary</sub> = 14.5 µH	LDT565630T-002	TDK
T1, Transformer	1:10.2, L <sub>Primary</sub> = 12 μH	T-16-024A	Tokyo Coil Engineering
	1:10, L <sub>Primary</sub> = 10.8 μH	ST-532517A	Asatech



Use the following complete part number when ordering:

Part Number	Packaging
A8439EEJTR-T	7-in. reel, 1500 pieces/reel

### Package EJ, 10-Contact MLP/TDFN



The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detailed specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2005 AllegroMicrosystems, Inc.

