



# PIC16FR7X

## 8-Bit CMOS *FlexROM*<sup>TM</sup> Microcontrollers with A/D Converter

### Devices included in this Data Sheet:

- PIC16FR71
- PIC16FR710
- PIC16FR711
- PIC16FR72
- PIC16FR73/73A
- PIC16FR74/74A

### PIC16FR7X Microcontroller Core Features:

- High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input  
DC - 200 ns instruction cycle
- Interrupt capability
- Eight level deep hardware stack
- Direct, indirect and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Selectable code-protection
- Power saving SLEEP mode
- Selectable oscillator options
- 8-bit multichannel Analog to Digital (A/D) converter

- Low-power, high-speed CMOS *FlexROM* technology
- Fully static design
- Wide operating voltage range: 3.0V to 6.0V
- High Sink/Source Current 25/25 mA
- Commercial and Industrial Temperature Range
- Low-power consumption:
  - < 2 mA @ 5V, 4 MHz
  - 15  $\mu$ A typical @ 3V, 32 kHz
  - < 1  $\mu$ A typical standby current

### PIC16FR7X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter. TMR1 can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module(s)
- Capture is 16-bit, max. resolution 12.5 ns, compare is 16-bit, max. resolution 200 ns, max. PWM resolution is 10-bit
- Synchronous Serial Port (SSP) with SPI<sup>TM</sup> and I<sup>2</sup>C<sup>TM</sup>
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP) 8-bit wide, with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)

PIC16FR7X Features	PIC16FR71	PIC16FR710	PIC16FR711	PIC16FR72	PIC16FR73	PIC16FR73A	PIC16FR74	PIC16FR74A
Program Memory ( <i>FlexROM</i> )	1K	512	1K	2K	4K	4K	4K	4K
Data Memory (Bytes)	36	36	68	128	192	192	192	192
I/O Pins	13	13	13	22	22	22	33	33
Parallel Slave Port	—	—	—	—	—	—	Yes	Yes
Capture/Compare/PWM Modules	—	—	—	1	2	2	2	2
Timer Modules	1	1	1	3	3	3	3	3
A/D Channels	4	4	4	5	5	5	8	8
Serial Communication	—	—	—	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
Brown-out Reset	—	Yes	Yes	Yes	—	Yes	—	Yes
Interrupt Sources	4	4	4	8	11	11	12	12

I<sup>2</sup>C is a trademark of Philips Corporation.  
SPI is a trademark of Motorola Corporation.

# PIC16FR7X

## Table of Contents

1.0	General Description .....	3
1.1	Family and Upward Compatibility .....	3
1.2	Development Support .....	3
	Table 1-1: PIC16FR7X Family of Devices .....	4
2.0	PIC16FR710/71/711 Devices .....	5
	Figure 2-1: Pin Diagrams .....	5
	Figure 2-2: PIC16FR710/71/711 Block Diagram .....	6
	Table 2-1: PIC16FR710/711 Pinout Description .....	7
	Table 2-2: PIC16FR71 Pinout Description .....	8
	Figure 2-3: PIC16FR710 Program Memory Map and Stack .....	9
	Figure 2-4: PIC16FR71/711 Program Memory Map and Stack .....	9
	Figure 2-5: PIC16FR710/71 Register File Map .....	10
	Figure 2-6: PIC16FR711 Register File Map .....	10
3.0	PIC16FR72 Device .....	11
	Figure 3-1: PIC16FR72 Pin Diagrams .....	11
	Figure 3-2: PIC16FR72 Block Diagram .....	11
	Table 3-1: PIC16FR72 Pinout Description .....	12
	Figure 3-3: PIC16FR72 Program Memory Map and Stack .....	13
	Figure 3-4: PIC16FR72 Register File Map .....	13
	Table 3-2: PIC16FR72 Special Function Register Summary .....	14
4.0	PIC16FR73/73A Device .....	16
	Figure 4-1: PIC16FR73/73A Pin Diagrams .....	16
	Figure 4-2: PIC16FR73/73A Block Diagram .....	16
	Table 4-1: PIC16FR73/73A Pinout Description .....	17
	Figure 4-3: PIC16FR73/73A Program Memory Map and Stack .....	18
	Figure 4-4: PIC16FR73/73A Register File Map .....	18
	Table 4-2: PIC16FR73/73A Special Function Register Summary .....	19
5.0	PIC16FR74/74A Device .....	21
	Figure 5-1: PIC16FR74/74A Pin Diagrams .....	21
	Figure 5-2: PIC16FR74/74A Block Diagram .....	22
	Table 5-1: PIC16FR74/74A Pinout Description .....	23
	Figure 5-3: PIC16FR74/74A Program Memory Map and Stack .....	25
	Figure 5-4: PIC16FR74/74A Register File Map .....	25
	Table 5-2: PIC16FR74/74A Special Function Register Summary .....	26
	Connecting to Microchip BBS .....	28
	Reader Response .....	29
	PIC16FR7X Product Identification System .....	30

## 1.0 GENERAL DESCRIPTION

The PIC16FR7X is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with integrated analog-to-digital (A/D) converters, in the PIC16CXX mid-range family.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16FRXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16FRXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16FR710/71 devices have 36 bytes of RAM, and the PIC16FR711 has 68 bytes of RAM. The PIC16FR710/71/711 devices have 13 I/O pins. In addition a timer/counter is available. Also a 4-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16FR72 device has 128 bytes of RAM and 22 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. Also a 5-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16FR73/73A devices have 192 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. Also a 5-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16FR74/74A devices have 192 bytes of RAM and 33 I/O pins. In addition several peripheral features are available including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. An 8-bit Parallel Slave Port is provided. Also an 8-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface (e.g., thermostat control, pressure sensing, etc).

The PIC16FR7X family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and reset(s).

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

The PIC16FR7X family fits perfectly in applications ranging from security, remote sensors, appliance control, to automotive. The *FlexROM* technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16FR7X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

### 1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Code written for the PIC16C5X can be easily ported to the PIC16FRXX family of devices.

### 1.2 Development Support


The PIC16FRXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator. A "C" compiler and fuzzy logic support tools are also available.

# PIC16FR7X

TABLE 1-1: PIC16FR7X FAMILY OF DEVICES

Device	Clock		Memory		Peripherals					Features			
	Maximum Frequency of Operation (MHz)	Program Memory (Kbytes)	FlashROM	Data Memory (bytes)	Timer Modules	Serial Ports (SPI/I <sup>2</sup> C, USART)	Parallel Slave Port	AD Converter (8-bit) Channels	I/O Pins	Voltage Range (Volts)	In-Circuit Serial Programming	Brown-out Reset	Packages
PIC16FR710	20	512	36	TMRO	—	—	4	4	4	13	3.0-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16FR71	20	1K	36	TMRO	—	—	4	4	4	13	3.0-6.0	Yes	18-pin DIP, SOIC
PIC16FR711	20	1K	68	TMRO	—	—	4	4	4	13	3.0-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16FR72	20	2K	128	TMRO, TMR1, TMR2	1	SPI/I <sup>2</sup> C	5	8	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16FR73	20	4K	192	TMRO, TMR1, TMR2	2	SPI/I <sup>2</sup> C, USART	5	11	22	3.0-6.0	Yes	—	28-pin SDIP, SOIC
PIC16FR73A <sup>(1)</sup>	20	4K	192	TMRO, TMR1, TMR2	2	SPI/I <sup>2</sup> C, USART	5	11	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16FR74	20	4K	192	TMRO, TMR1, TMR2	2	SPI/I <sup>2</sup> C, USART	8	12	33	3.0-6.0	Yes	—	40-pin DIP; 44-pin PLCC, MQFP
PIC16FR74A <sup>(1)</sup>	20	4K	192	TMRO, TMR1, TMR2	2	SPI/I <sup>2</sup> C, USART	8	12	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP


All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.  
 Note 1: Please contact your local sales office for availability of these devices.



## 2.0 PIC16FR710/71/711 DEVICES

This section provides information on the architecture of the PIC16FR71/710/711. For information on operation of the peripherals, electrical specifications, etc., please refer to the PIC16C7X data sheet.


**FIGURE 2-1: PIN DIAGRAMS**



# PIC16FR7X

FIGURE 2-2: PIC16FR710/711/711 BLOCK DIAGRAM

Device	Program Memory	Data Memory (RAM)
PIC16FR710	512 x 14	36 x 8
PIC16FR71	1K x 14	36 x 8
PIC16FR711	1K x 14	68 x 8



Note 1: Higher order bits are from the STATUS register.  
 Note 2: Brown-out Reset is not available on the PIC16FR71.

**TABLE 2-1: PIC16FR710/711 PINOUT DESCRIPTION**

Pin Name	DIP Pin#	SSOP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16	I	ST/CMOS <sup>(2)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	4	4	4	I/P	ST	Master clear (reset) input. This pin is an active low reset to the device.
RA0/AN0	17	19	17	I/O	TTL	PORTA is a bi-directional I/O port. Analog input0 Analog input1 Analog input2 Analog input3/V <sub>REF</sub> Can also be selected to be the clock input to the Timer0 module. Output is open drain type.
RA1/AN1	18	20	18	I/O	TTL	
RA2/AN2	1	1	1	I/O	TTL	
RA3/AN3/V <sub>REF</sub>	2	2	2	I/O	TTL	
RA4/T0CKI	3	3	3	I/O	ST	
RB0/INT	6	7	6	I/O	TTL/ST <sup>(1)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT can also be selected as an external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Interrupt on change pin.
RB1	7	8	7	I/O	TTL	
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	
RB5	11	12	11	I/O	TTL	
RB6	12	13	12	I/O	TTL/ST	
RB7	13	14	13	I/O	TTL/ST	
V <sub>SS</sub>	5	4, 6	5	P	—	Ground reference for logic and I/O pins.
V <sub>DD</sub>	14	15, 16	14	P	—	Positive supply for logic and I/O pins.

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 Note 2: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

# PIC16FR7X

**TABLE 2-2: PIC16FR71 PINOUT DESCRIPTION**

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	I	ST/CMOS <sup>(2)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear (reset) input. This pin is an active low reset to the device.
RA0/AN0	17	17	I/O	TTL	PORTA is a bi-directional I/O port. Analog input0 Analog input1 Analog input2 Analog input3/VREF Can also be selected to be the clock input to the Timer0 module. Output is open drain type.
RA1/AN1	18	18	I/O	TTL	
RA2/AN2	1	1	I/O	TTL	
RA3/AN3/VREF	2	2	I/O	TTL	
RA4/T0CKI	3	3	I/O	ST	
RB0/INT	6	6	I/O	TTL/ST <sup>(1)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT can also be selected as an external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Interrupt on change pin.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	
RB5	11	11	I/O	TTL	
RB6	12	12	I/O	TTL/ST	
RB7	13	13	I/O	TTL/ST	
Vss	5	5	P	—	Ground reference for logic and I/O pins.
VDD	14	14	P	—	Positive supply for logic and I/O pins.


Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.


Note 2: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.



**FIGURE 2-3: PIC16FR710 PROGRAM MEMORY MAP AND STACK**




**FIGURE 2-4: PIC16FR71/711 PROGRAM MEMORY MAP AND STACK**




# PIC16FR7X

**FIGURE 2-5: PIC16FR710/71 REGISTER FILE MAP**




**FIGURE 2-6: PIC16FR711 REGISTER FILE MAP**




## 3.0 PIC16FR72 DEVICE

This section provides information on the architecture of the PIC16FR72. For information on operation of the peripherals, electrical specifications etc., please refer to the PIC16C7X datasheet.

**FIGURE 3-1: PIC16FR72 PIN DIAGRAMS**



**FIGURE 3-2: PIC16FR72 BLOCK DIAGRAM**



# PIC16FR7X


**TABLE 3-1: PIC16FR72 PINOUT DESCRIPTION**

Pin Name	DIP Pin#	SSOP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	9	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	10	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	1	1	1	I/P	ST	Master clear (reset) input. This pin is an active low reset to the device.
RA0/AN0	2	2	2	I/O	TTL	PORTA is a bi-directional I/O port. Analog input0 Analog input1 Analog input2 Analog input3/VREF Can also be selected to be the clock input to the Timer0 module. Output is open drain type. Analog input4 can also be the slave select for the synchronous serial port.
RA1/AN1	3	3	3	I/O	TTL	
RA2/AN2	4	4	4	I/O	TTL	
RA3/AN3/VREF	5	5	5	I/O	TTL	
RA4/T0CKI	6	6	6	I/O	ST	
RA5/AN4/SS	7	7	7	I/O	TTL	
RB0/INT	21	21	21	I/O	TTL/ST <sup>(1)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT can also be selected as an external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Interrupt on change pin.
RB1	22	22	22	I/O	TTL	
RB2	23	23	23	I/O	TTL	
RB3	24	24	24	I/O	TTL	
RB4	25	25	25	I/O	TTL	
RB5	26	26	26	I/O	TTL	
RB6	27	27	27	I/O	TTL/ST <sup>(2)</sup>	
RB7	28	28	28	I/O	TTL/ST <sup>(2)</sup>	
RC0/T1OSO/T1CKI	11	11	11	I/O	ST	PORTC is a bi-directional I/O port. RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input. RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2, input/Compare2 output/PWM2 output. RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output. RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes. RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode). RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC1/T1OSI	12	12	12	I/O	ST	
RC2/CCP1	13	13	13	I/O	ST	
RC3/SCK/SCL	14	14	14	I/O	ST	
RC4/SDI/SDA	15	15	15	I/O	ST	
RC5/SDO	16	16	16	I/O	ST	
RC6	17	17	17	I/O	ST	
RC7	18	18	18	I/O	ST	
Vss	8, 19	8, 19	8, 19	P	—	Ground reference for logic and I/O pins.
Vdd	20	20	20	P	—	Positive supply for logic and I/O pins.

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 Note 2: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

**FIGURE 3-3: PIC16FR72 PROGRAM MEMORY MAP AND STACK**



**FIGURE 3-4: PIC16FR72 REGISTER FILE MAP**

File Address	Register Name	File Address
00h	INDF <sup>(1)</sup>	80h
01h	TMR0	81h
02h	PCL	82h
03h	STATUS	83h
04h	FSR	84h
05h	PORTA	85h
06h	PORTB	86h
07h	PORTC	87h
08h		88h
09h		89h
0Ah	PCLATH	8Ah
0Bh	INTCON	8Bh
0Ch	PIR1	8Ch
0Dh		8Dh
0Eh	TMR1L	8Eh
0Fh	TMR1H	8Fh
10h	T1CON	90h
11h	TMR2	91h
12h	T2CON	92h
13h	SSPBUF	93h
14h	SSPCON	94h
15h	CCPR1L	95h
16h	CCPR1H	96h
17h	CCP1CON	97h
18h		98h
19h		99h
1Ah		9Ah
1Bh		9Bh
1Ch		9Ch
1Dh		9Dh
1Eh	ADRES	9Eh
1Fh	ADCON0	9Fh
20h	General Purpose Register	A0h
		BFh
		C0h
		FFh

Bank 0                      Bank 1

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

# PIC16FR7X

**TABLE 3-2: PIC16FR72 SPECIAL FUNCTION REGISTER SUMMARY**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (3)
<b>Bank 0</b>											
00h <sup>(1)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000
01h	TMR0	Timer0 module's register								xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000
03h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu
04h <sup>(1)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
05h	PORTA	PORTA Data Latch when written: PORTA pins when read								--xx xxxx	--uu uuuu
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								xxxx xxxx	uuuu uuuu
08h	—	Unimplemented								—	—
09h	—	Unimplemented								—	—
0Ah <sup>(1,2)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								---0 0000	---0 0000
0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	ADIF		—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0-- 0000	-0-- 0000
0Dh	—	Unimplemented								—	—
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
10h	T1CON	T1CKPS1		T1CKPS0	T1OSCEN	T1SYN $\bar{C}$	TMR1CS	TMR1ON	—	--00 0000	--uu uuuu
11h	TMR2	Timer2 module's register								0000 0000	0000 0000
12h	T2CON	TOUTPS3		TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Compare/PWM Register (LSB)								xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM Register (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	CCP1X		CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	—	--00 0000	--00 0000
18h	—	Unimplemented								—	—
19h	—	Unimplemented								—	—
1Ah	—	Unimplemented								—	—
1Bh	—	Unimplemented								—	—
1Ch	—	Unimplemented								—	—
1Dh	—	Unimplemented								—	—
1Eh	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.  
Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16FR7X, always maintain these bits clear.

**TABLE 3-2: PIC16FR72 SPECIAL FUNCTION REGISTER SUMMARY (Cont'd)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (3)	
<b>Bank 1</b>												
80h <sup>(1)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000	
81h	OPTION	RBPJ	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
82h <sup>(1)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000	
83h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	T0	PD	Z	DC	C	0001 1xxx	000q qauu	
84h <sup>(1)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu	
85h	TRISA	PORTA Data Direction Register								--11 1111	--11 1111	
86h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111	
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111	
88h	—	Unimplemented								—	—	
89h	—	Unimplemented								—	—	
8Ah <sup>(1,2)</sup>	PCLATH	Write Buffer for the upper 5 bits of the PC								---0 0000	---0 0000	
8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u	
8Ch	PIE1	ADIE		—		SSPIE	CCP1IE	TMR2IE	TMR1IE	-0-- 0000	-0-- 0000	
8Dh	—	Unimplemented								—	—	
8Eh	PCON	—		—		—		POR	BOR	---- --qq	---- --uu	
8Fh	—	Unimplemented								—	—	
90h	—	Unimplemented								—	—	
91h	—	Unimplemented								—	—	
92h	PR2	Timer2 Period Register								1111 1111	1111 1111	
93h	SSPADD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register								0000 0000	0000 0000	
94h	SSPSTAT	—		D/A	P	S	R/W	UA	BF	--00 0000	--00 0000	
95h	—	Unimplemented								—	—	
96h	—	Unimplemented								—	—	
97h	—	Unimplemented								—	—	
98h	—	Unimplemented								—	—	
99h	—	Unimplemented								—	—	
9Ah	—	Unimplemented								—	—	
9Bh	—	Unimplemented								—	—	
9Ch	—	Unimplemented								—	—	
9Dh	—	Unimplemented								—	—	
9Eh	—	Unimplemented								—	—	
9Fh	ADCON1	—		—		—		PCFG2	PCFG1	PCFG0	---- -000	---- -000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.  
Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16FR7X, always maintain these bits clear.

# PIC16FR7X

## 4.0 PIC16FR73/73A DEVICE

This section provides information on the architecture of the PIC16FR73/73A. For information on operation of the peripherals, electrical specifications etc., please refer to the PIC16C7X datasheet.

FIGURE 4-1: PIC16FR73/73A PIN DIAGRAMS





FIGURE 4-2: PIC16FR73/73A BLOCK DIAGRAM



Note 1: Higher order bits are from the STATUS register.  
 Note 2: Brown-out Reset is not available on the PIC16FR73.



**TABLE 4-1: PIC16FR73/73A PINOUT DESCRIPTION**

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	1	1	I/P	ST	Master clear (reset) input. This pin is an active low reset to the device.
RA0/AN0	2	2	I/O	TTL	PORTA is a bi-directional I/O port. Analog input0 Analog input1 Analog input2 Analog input3/VREF Can also be selected to be the clock input to the Timer0 module. Output is open drain type. Analog input4 can also be the slave select for the synchronous serial port.
RA1/AN1	3	3	I/O	TTL	
RA2/AN2	4	4	I/O	TTL	
RA3/AN3/VREF	5	5	I/O	TTL	
RA4/T0CKI	6	6	I/O	ST	
RA5/AN4/SS	7	7	I/O	TTL	
RB0/INT	21	21	I/O	TTL/ST <sup>(1)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT can also be selected as an external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Interrupt on change pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3	24	24	I/O	TTL	
RB4	25	25	I/O	TTL	
RB5	26	26	I/O	TTL	
RB6	27	27	I/O	TTL/ST <sup>(2)</sup>	
RB7	28	28	I/O	TTL/ST <sup>(2)</sup>	
RC0/T1OSO/T1CKI	11	11	I/O	ST	PORTC is a bi-directional I/O port. RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input. RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output. RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output. RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes. RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode). RC5/SDO can also be selected as the SPI Data Out (SPI mode). RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock. RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data.
RC1/T1OSI/CCP2	12	12	I/O	ST	
RC2/CCP1	13	13	I/O	ST	
RC3/SCK/SCL	14	14	I/O	ST	
RC4/SDI/SDA	15	15	I/O	ST	
RC5/SDO	16	16	I/O	ST	
RC6/TX/CK	17	17	I/O	ST	
RC7/RX/DT	18	18	I/O	ST	
VSS	8, 19	8, 19	P	—	Ground reference for logic and I/O pins.
VDD	20	20	P	—	Positive supply for logic and I/O pins.

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 2: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.



**TABLE 4-2: PIC16FR73/73A SPECIAL FUNCTION REGISTER SUMMARY**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets (2)
<b>Bank 0</b>											
00h <sup>(4)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000
01h	TMR0	Timer0 module's register								xxxx xxxx	uuuu uuuu
02h <sup>(4)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000
03h <sup>(4)</sup>	STATUS	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu
04h <sup>(4)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
05h	PORTA	PORTA Data Latch when written: PORTA pins when read								--xx xxxx	--uu uuuu
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								xxxx xxxx	uuuu uuuu
08h		Unimplemented									
09h		Unimplemented									
0Ah <sup>(1,4)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								---0 0000	---0 0000
0Bh <sup>(4)</sup>	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	<sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2							CCP2IF		---- --0	---- --0
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
10h	T1CON			T1CKPS1	T1CKPS0	T1OSCEN	T1SYNCR	TMR1CS	TMR1ON	--00 0000	--uu uuuu
11h	TMR2	Timer2 module's register								0000 0000	0000 0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON			CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	--00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Transmit Data Register								0000 0000	0000 0000
1Ah	RCREG	USART Receive Data Register								0000 0000	0000 0000
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx xxxx	uuuu uuuu
1Dh	CCP2CON			CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	--00 0000
1Eh	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.  
Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: These bits are reserved on the PIC16FR73/73A, always maintain these bits clear.
- 4: These registers can be addressed from either bank.
- 5: The IRP and RP1 bits are reserved on the PIC16FR7X, always maintain these bits clear.
- 6: Brown-out Reset is not implemented on PIC16FR73, read as '0'.

# PIC16FR7X

**TABLE 4-2: PIC16FR73/73A SPECIAL FUNCTION REGISTER SUMMARY (Cont'd)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets (2)
<b>Bank 1</b>											
80h <sup>(4)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000
81h	OPTION	RBPV	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(4)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000
83h <sup>(4)</sup>	STATUS	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu
84h <sup>(4)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
85h	TRISA	PORTA Data Direction Register								--11 1111	--11 1111
86h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111
88h	—	Unimplemented								—	—
89h	—	Unimplemented								—	—
8Ah <sup>(1,4)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								---0 0000	---0 0000
8Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	<sup>(3)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	—	—	—	—	—	—	—	CCP2IE	---- --0	---- --0
8Eh	PCON	—	—	—	—	—	—	POR	BOR <sup>(6)</sup>	---- --q-	---- --u-
8Fh	—	Unimplemented								—	—
90h	—	Unimplemented								—	—
91h	—	Unimplemented								—	—
92h	PR2	Timer2 Period Register								1111 1111	1111 1111
93h	SSPADD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register								0000 0000	0000 0000
94h	SSPSTAT	—	—	D/A	P	S	R/W	UA	BF	--00 0000	--00 0000
95h	—	Unimplemented								—	—
96h	—	Unimplemented								—	—
97h	—	Unimplemented								—	—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000
9Ah	—	Unimplemented								—	—
9Bh	—	Unimplemented								—	—
9Ch	—	Unimplemented								—	—
9Dh	—	Unimplemented								—	—
9Eh	—	Unimplemented								—	—
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	---- -000	---- -000


Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.  
 Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: These bits are reserved on the PIC16FR73/73A, always maintain these bits clear.
- 4: These registers can be addressed from either bank.
- 5: The IRP and RP1 bits are reserved on the PIC16FR7X, always maintain these bits clear.
- 6: Brown-out Reset is not implemented on PIC16FR73, read as '0'.

## 5.0 PIC16FR74/74A DEVICE


This section provides information on the architecture of the PIC16FR74/74A. For information on operation of the peripherals, electrical specifications etc., please refer to the PIC16C7X datasheet.

**FIGURE 5-1: PIC16FR74/74A PIN DIAGRAMS**



# PIC16FR7X

FIGURE 5-2: PIC16FR74/74A BLOCK DIAGRAM



**TABLE 5-1: PIC16FR74/74A PINOUT DESCRIPTION**

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	I	ST/CMOS <sup>(4)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	1	2	18	I/P	ST	Master clear (reset) input. This pin is an active low reset to the device.
RA0/AN0	2	3	19	I/O	TTL	PORTA is a bi-directional I/O port. Analog input0 Analog input1 Analog input2 Analog input3/VREF Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type. Analog input4 can also be the slave select for the synchronous serial port.
RA1/AN1	3	4	20	I/O	TTL	
RA2/AN2	4	5	21	I/O	TTL	
RA3/AN3/VREF	5	6	22	I/O	TTL	
RA4/T0CKI	6	7	23	I/O	ST	
RA5/AN4/SS	7	8	24	I/O	TTL	
RB0/INT	33	36	8	I/O	TTL/ST <sup>(1)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT can also be selected as an external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Interrupt on change pin.
RB1	34	37	9	I/O	TTL	
RB2	35	38	10	I/O	TTL	
RB3	36	39	11	I/O	TTL	
RB4	37	41	14	I/O	TTL	
RB5	38	42	15	I/O	TTL	
RB6	39	43	16	I/O	TTL/ST <sup>(2)</sup>	
RB7	40	44	17	I/O	TTL/ST <sup>(2)</sup>	

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.  
 Note 2: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).  
 Note 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

# PIC16FR7X

**TABLE 5-1: PIC16FR74/74A PINOUT DESCRIPTION (Cont'd)**


Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	PORTC is a bi-directional I/O port. RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	24	26	43	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data.
RD0/PSP0	19	21	38	I/O	ST/TTL <sup>(3)</sup>	PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.
RD1/PSP1	20	22	39	I/O	ST/TTL <sup>(3)</sup>	
RD2/PSP2	21	23	40	I/O	ST/TTL <sup>(3)</sup>	
RD3/PSP3	22	24	41	I/O	ST/TTL <sup>(3)</sup>	
RD4/PSP4	27	30	2	I/O	ST/TTL <sup>(3)</sup>	
RD5/PSP5	28	31	3	I/O	ST/TTL <sup>(3)</sup>	
RD6/PSP6	29	32	4	I/O	ST/TTL <sup>(3)</sup>	
RD7/PSP7	30	33	5	I/O	ST/TTL <sup>(3)</sup>	
RE0/ $\overline{RD}$ /AN5	8	9	25	I/O	ST/TTL <sup>(3)</sup>	PORTE is a bi-directional I/O port. RE0/ $\overline{RD}$ /AN5 read control for parallel slave port, or analog input5.
RE1/ $\overline{WR}$ /AN6	9	10	26	I/O	ST/TTL <sup>(3)</sup>	RE1/ $\overline{WR}$ /AN6 write control for parallel slave port, or analog input6.
RE2/ $\overline{CS}$ /AN7	10	11	27	I/O	ST/TTL <sup>(3)</sup>	RE2/ $\overline{CS}$ /AN7 select control for parallel slave port, or analog input7.
Vss	12,31	13,34	6,29	P	—	Ground reference for logic and I/O pins.
VDD	11,32	12,35	7,28	P	—	Positive supply for logic and I/O pins.
NC	—	1,17,28,40	12,13,33,34		—	These pins are not internally connected. These pins should be left unconnected.

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.  
 Note 2: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).  
 Note 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.



**FIGURE 5-3: PIC16FR74/74A PROGRAM MEMORY MAP AND STACK**



**FIGURE 5-4: PIC16FR74/74A REGISTER FILE MAP**

File Address	Bank 0	Bank 1	File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	PORTD	TRISD	88h
09h	PORTE	TRISE	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	PIR2	PIE2	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h	RCSTA	TXSTA	98h
19h	TXREG	SPBRG	99h
1Ah	RCREG		9Ah
1Bh	CCPR2L		9Bh
1Ch	CCPR2H		9Ch
1Dh	CCP2CON		9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h			A0h
	General Purpose Register	General Purpose Register	
7Fh			FFh

Bank 0                      Bank 1

■ Unimplemented data memory locations, read as '0'.  
Note 1: Not a physical register.

# PIC16FR7X

**TABLE 5-2: PIC16FR74/74A SPECIAL FUNCTION REGISTER SUMMARY**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets (2)	
<b>Bank 0</b>												
00h <sup>(3)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000	
01h	TMR0	Timer0 module's register								xxxx xxxx	uuuu uuuu	
02h <sup>(3)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000	
03h <sup>(3)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu	
04h <sup>(3)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu	
05h	PORTA	PORTA Data Latch when written: PORTA pins when read								--xx xxxx	--uu uuuu	
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxx	uuuu uuuu	
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								xxxx xxxx	uuuu uuuu	
08h	PORTD	PORTD Data Latch when written: PORTD pins when read								xxxx xxxx	uuuu uuuu	
09h	PORTE									RE2 RE1 RE0	---- -xxx	---- -uuu
0Ah <sup>(1,3)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								---0 0000	---0 0000	
0Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
0Dh	PIR2									CCP2IF	---- --0	---- --0
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu	
10h	T1CON									T1CKPS1 T1CKPS0 T1OSCEN T1SYN $\bar{C}$ TMR1CS TMR1ON	--00 0000	--uu uuuu
11h	TMR2	Timer2 module's register								0000 0000	0000 0000	
12h	T2CON									TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
15h	CCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu	
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu	
17h	CCP1CON									CCP1X CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M0	--00 0000	--00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN			FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Transmit Data Register								0000 0000	0000 0000	
1Ah	RCREG	USART Receive Data Register								0000 0000	0000 0000	
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx xxxx	uuuu uuuu	
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx xxxx	uuuu uuuu	
1Dh	CCP2CON									CCP2X CCP2Y CCP2M3 CCP2M2 CCP2M1 CCP2M0	--00 0000	--00 0000
1Eh	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE			ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.  
 Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- Note 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- Note 3: These registers can be addressed from either bank.
- Note 4: The IRP and RP1 bits are reserved on the PIC16FR7X, always maintain these bits clear.
- Note 5: Brown-out Reset is not implemented on PIC16FR74, read as '0'.

**TABLE 5-2: PIC16FR74/74A SPECIAL FUNCTION REGISTER SUMMARY (Cont'd)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets (2)
<b>Bank 1</b>											
80h <sup>(3)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000
81h	OPTION	RBP <sub>U</sub>	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(3)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000
83h <sup>(3)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	T <sub>O</sub>	P <sub>D</sub>	Z	DC	C	0001 1xxx	000q quuu
84h <sup>(3)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
85h	TRISA	PORTA Data Direction Register								--11 1111	--11 1111
86h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111
88h	TRISD	PORTD Data Direction Register								1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	---	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
8Ah <sup>(1,3)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								---0 0000	---0 0000
8Bh <sup>(3)</sup>	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	---	---	---	---	---	---	---	CCP2IE	---- --0	---- --0
8Eh	PCON	---	---	---	---	---	---	POR	BOR <sup>(5)</sup>	---- --q-	---- --u-
8Fh	---	Unimplemented								---	---
90h	---	Unimplemented								---	---
91h	---	Unimplemented								---	---
92h	PR2	Timer2 Period Register								1111 1111	1111 1111
93h	SSPADD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register								0000 0000	0000 0000
94h	SSPSTAT	---	---	D/ $\bar{A}$	P	S	R/W	UA	BF	--00 0000	--00 0000
95h	---	Unimplemented								---	---
96h	---	Unimplemented								---	---
97h	---	Unimplemented								---	---
98h	TXSTA	CSRC	TX9	TXEN	SYNC	---	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000
9Ah	---	Unimplemented								---	---
9Bh	---	Unimplemented								---	---
9Ch	---	Unimplemented								---	---
9Dh	---	Unimplemented								---	---
9Eh	---	Unimplemented								---	---
9Fh	ADCON1	---	---	---	---	---	PCFG2	PCFG1	PCFG0	---- -000	---- -000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

3: These registers can be addressed from either bank.

4: The IRP and RP1 bits are reserved on the PIC16FR7X, always maintain these bits clear.

5: Brown-out Reset is not implemented on PIC16FR74, read as '0'.

# PIC16FR7X

## CONNECTING TO MICROCHIP BBS

Connect worldwide to the Microchip BBS using the CompuServe® communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore **you do not need CompuServe membership to join Microchip's BBS.**

There is **no charge** for connecting to the BBS, except for a toll charge to the CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14400 bps.

The following connect procedure applies in most locations:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
2. Dial your local CompuServe access number.
3. Depress <ENTER> and a garbage string will appear because CompuServe is expecting a 7E1 setting.
4. Type +, depress <ENTER> and Host Name: will appear.
5. Type **MCHIPBBS**, depress < ENTER > and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name:

Type **NETWORK**, depress < ENTER > and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

## ACCESS TO THE INTERNET

Microchip's current WWW address is listed on the back page of this data sheet under Worldwide Sales & Service - Americas - Corporate Office.

### Trademarks:

The Microchip name, logo and PIC are registered trademarks in the U.S.A. and other countries of Microchip Technology Incorporated in the U.S.A.

*FlexROM* is a trademark of Microchip Technology Incorporated.

I<sup>2</sup>C is a trademark of Philips Corporation.

SPI is a trademark of Motorola Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

# PIC16FR7X

## PIC16FR7X PRODUCT IDENTIFICATION SYSTEM

PART NO.	-XX	X	/XX	XXX		Examples
					<b>Pattern:</b>	<i>FlexROM</i> Code or Special Requirements
					<b>Package:</b>	PQ = MQFP (Metric PQFP) TQ = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny plastic DIP SS = SSOP P = PDIP L = PLCC
					<b>Temperature Range:</b>	- = 0°C to +70°C I = -40°C to +85°C
					<b>Frequency Range:</b>	04 = 200 kHz (PIC16LFR7X-04) 04 = 4 MHz 10 = 10 MHz 16 = 16 MHz 20 = 20 MHz
					<b>Device</b>	PIC16FR7X :VDD range 4.0V to 6.0V PIC16FR7XT :VDD range 4.0V to 6.0V (Tape/Reel) PIC16LFR7X :VDD range 3.0V to 6.0V PIC16LFR7XT :VDD range 3.0V to 6.0V (Tape/Reel)
						a) PIC16FR72 - 04/P 301 Commercial Temp., PDIP Package, 4 MHz, normal VDD limits, pattern #301  b) PIC16LFR73 - 041/SO Industrial Temp., SOIC package, 4 MHz, extended VDD limits  c) PIC16FR74 - 10/P Industrial Temp., PDIP package, 10 MHz, normal VDD limits

Please contact your local sales office for exact ordering procedures.

### Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.