Am29C116/116-1/116-2

16-Bit CMOS Microprocessors

DISTINCTIVE CHARACTERISTICS

• Am29C116

Supports up to 100-ns system cycle time. Less than 1watt power dissipation and equivalent performance to the bipolar Am29116.


- Am29C116-1 Faster, speed-select version of the Am29C116 (90 ns).
 Am29C116-2
- Can operate with 80-ns clock cycle.
- Pin-Compatible and Functionally Equivalent to the Am29116

The architecture, instruction set, and pin-out are completely identical to the bipolar Am29116.

- Optimized for High-Performance Controllers
 The architecture is optimized for controllers providing an excellent solution for applications requiring bit-manipulation power.
- Powerful Field Insertion/Extraction and Bit-Manipulation Instructions
 Rotate-and-Merge, Rotate-and-Compare and bitmanipulation instructions provided for complex bit control.
- Immediate Instruction Capability May be used for storing constants in microcode or for configuring a second data port.
- 16-Bit Barrel Shifter
- 32-Working Registers

GENERAL DESCRIPTION


The Am29C116 is a microprogrammable 16-bit CMOS microprocessor whose architecture and instruction set is optimized for high-performance peripheral controllers, like graphics controllers, disk controllers, communications controllers, front-end concentrators and modems. The device also performs well in microprogrammed processor applications, especially when combined with the Am29C517A, 16 x 16 Multiplier. In addition to its complete arithmetic and logic instruction set, the Am29C116 instruction set contains functions particularly useful in controller applications; bit set, bit reset, bit test, rotate-and-merge, rotate-and-compare, and cyclic-redundancy-check (CRC) generation.




1

	RELATED AMD PRODUCTS
Part No.	Description
Am29C10A	CMOS 12-Bit Sequencer
Am29C111	CMOS 16-Bit Microsequencer
Am29114	8-Level Real-Time Interrupt Controller
Am29117	2-Port 16-Bit Microprocessor
Am29C117	CMOS Version of Am29117
Am29118	8-Bit Am29C116 I/O Support
Am29130	16-Bit Barrel Shifter
Am29PL131	64 x 32 Field-Programmable Controller
Am29PL141	64 x 32 Field-Programmable Controller
Am29CPL141	CMOS Version of Am29PL141
Am29PL142	128 x 32 Field-Programmable Controller
Am29CPL144	CMOS 512 x 32 Field-Programmable Controlle
Am29C331	CMOS 16-Bit Microsequencer
Am29C516A	CMOS 16 x 16 Multiplier
Am29C517A	CMOS 2-Port 16 x 16 Multiplier


The following diagram (Figure 1) is a summary of devices within the Am29116 Family, showing performance versus power.




www.DataSheet4U.com



3






Valid Co	Valid Combinations										
AM29C116											
AM29C116-1	PC, PCB, DC, DCB, JC										
AM29C116-2											

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

www.DataSheet4U.com



combinations.

AM29C116	
AM29C116-1	/BUA, /BXC, /BYC
AM29C116-2	

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

www.DataSheet4U.com

CP Clock Puise (Input)

The clock input to the Am29C116. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the low period of the clock provided IEN is LOW and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-HIGH transition of the clock.

CT Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places them on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.

DLE Data Latch Enable (input)

When DLE is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.

IEN Instruction Enable (Input)

With IEN LOW, data can be written into the RAM when the clock is LOW. The Accumulator can accept data during the LOW-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs. IEN should be LOW for the first half of the first cycle of an immediate instruction.

i₀-l₁₅ Instruction Inputs --- 16 (Input)

Used to select the operations to be performed in the Am29C116. Also used as data inputs while performing immediate instructions.

OET Output Enable (Input)

When OE_T is LOW, the 4-bit T outputs are disabled (high-impedance); when OE_T is HIGH, the 4-bit T outputs are enabled (HIGH or LOW).

OEy Output Enable (Input)

When $\overline{\text{OE}}_{Y}$ is HIGH, the 16-bit Y outputs are disabled (high-impedance); when $\overline{\text{OE}}_{Y}$ is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).

SRE Status Register Enable (Input)

When SRE and IEN are both LOW, the Status Register is updated at the end of all instructions with the exception of NO-OP, Save Status, and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.


T₁-T₄ Input/Output Pins — 4 (Input/Output)

Under the control of OE_T, the four lower status bits Z, C, N, OVR, become outputs on T₁-T₄, respectively, when OE_T goes HIGH. When OE_T is LOW, T₁-T₄ are used as inputs to generate the CT output.

Y₀ - Y₁₅ Data I/O Lines - 16 (Input/Output)

When \overline{OE}_{Y} is HIGH, Y₀-Y₁₅ are used as external data inputs which allow data to be directly loaded into the 16-bit data latch. Having \overline{OE}_{Y} LOW allows the ALU data to be output on Y₀-Y₁₅.

www.DataSheet4U.com



Architecture of the Am29C116

The Am29C116 is a high-performance, microprogrammable 16-bit CMOS microprocessor.

As shown in the Block Diagrams, the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- ALU
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the IEN input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

Accumulator

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the IEN input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

Data Latch

The 16-bit Data Latch holds the data input to the Am29C116 on the bi-directional Y bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

Barrel Shifter

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

Arithmetic Logic Unit

The Am29C116 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at the byte or word level, depending upon whether the device is executing in the byte or word mode. The Z (zero) flag, although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

Priority Encoder

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (SRE) input LOW and the $\overline{\text{IEN}}$ input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. SRE going HIGH or $\overline{\text{IEN}}$ going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry (C), Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving and restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T bus. These four bits are available as outputs on the T₁₋₄ outputs whenever OE_T is HIGH.

Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but

does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines, I_{0-4} , have priority over T_{1-4} , for testing status.

Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29C116. One set controls the bidirectional, 16-bit Y bus. These outputs are enabled by placing a LOW on the $\overline{\text{OE}}$ input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source.

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the OE_T input. This allows storing the four internal ALU status bits (Z, C, N, OVR) externally. A LOW OE_T input forces the T outputs into the high-impedance state. External devices can

Instruction Set

The instruction set of the Am29C116 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29C116 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclicredundancy-check (CRC) generation. Complex instructions like rotate and merge, rotate and compare, and prioritize are executed in a single microcycle.

Three data types are supported by the Am29C116.

- Bit
- Byte
- Word (16-bit)

In the byte mode, data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode, the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions, the CT output has the result and the Y-bus is undefined. then drive the T bus to select a test condition for the CT output.

Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29C116. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

The Am29C116 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
- · Rotate and Merge
- Bit Oriented
- Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check
- Status
- No-Op

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Throughout the description \overrightarrow{OE}_Y is assumed to be LOW allowing ALU outputs on the Y-bus.

Table 1 illustrates operand source-destination combinations for each instruction type.

nstruction Type	Operand	d Combinati	ons (Note 1)		Instruction Type	Operand	d Combinati	ons (Note 1)
		(R/S) Note 2)	Destination RAM			Rotated Source (U)	Mask (S)	Non-Rotated Source/
nd	A(1 D() D()	CC D DE) SE)	ACC Y Bus Status ACC and Status		Rotate and Compare	D I D I D ACC RAM I		RAM RAM ACC
	1	0				Source (R)	Mask (S)	Destination
perand	Source (R) Source (S) RAM ACC RAM I D RAM		Destination RAM ACC Y Bus	A D I D I			RAM ACC Y Bus	
	D ACC D	ACC I I	Status ACC and Status		Cyclic Redundancy	Data In QLINK	Destination RAM	Polynomial ACC
	+	; ;e (U)	Destination	,	Check	GEINK		ACC
			RAM		No Operation	ļ	- Dite Affect	tod
gle Bit Shift	Bit Shift ACC D D D		ACC Y Bus RAM ACC Y Bus	Y Bus RAM ACC	Set Reset Status		Bits Affec OVR, N, C LINK Flag1 Flag2	
	Sourc	;e (U)	Destination				Flag3	Destination
tate n Bits	A	AM CC D	RAM ACC Y Bus		Store Status		urce atus	Destination RAM ACC
	Source	e (R/S)	Destination			Sauraa (D)	Y Bus	
ented	A	AM CC C	RAM ACC Y Bus		Status Load C I Status Load Status Load ACC I		ACC	Destination Status Status and
	Rotated		Non-Rotated Source/			D	1	ACC
otate and Merge	Source (U) D D D ACC RAM	Mask (S) RAM ACC 	Destination (R) ACC RAM RAM RAM ACC		Test Status		est Conditio (N⊕OVR) N⊕OVF Z OVR Low C	+ Z 3
	•						Z + C N LINK Flag 1 Flag 2 Flag 3	


SINGLE OPERAND INSTRUCTIONS

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where 8-bit to 16-bit conversion is needed, the Am29C116 is capable of extending sign bit (D(SE)) or binary zero (D(OE)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

		S	OR	B/W	Quad	Орсое	de Si	RC-Des		Addre	ess					
		S	ONR [B/W	Quad	Орсо	de	SRC		Dest						
				SIN	GLE C	PERA	ND INS	STRUC	TION							
		14 13	12 9				8 5		D /04	- 4	4 (
Instruction ¹	B/W ²	Quad ³	1100	Opc MOVE	ode SRC→D	loot	0000	SORA		Dest ⁴	00000	R00	Addre	M Re	20.00	-
SOR	0 = B 1 = W	10	1101 1110 1111	COMP INC NEG	$\frac{SRC}{SRC} \rightarrow D$ $\frac{SRC}{SRC} + 1$ $\frac{SRC}{SRC} + 1$	lest ⊥⊸Dest	0010 0011 0100 0110 0111 1000 1001 1010 1011	SORY SORS SOAR SODR SOIR SOZR SOZR SOZER SOSER SORR	RAM RAM ACC D I 0 D(0E) D(SE)	Y Bus Status RAM RAM RAM RAM RAM RAM RAM	11111	R31		.M Re	-	
Instruction	B/W	Quad		Орс	ode				R/S ⁴			Des	tinatio	n		-
SONR	0 = B		1100 1101 1110	MOVE COMP INC	SRC→C SRC→C SRC+)est	0100	SOA SOD SOI	ACC D I		00000 00001 00100	NRY NRA NRS	AC Sta	atus ⁵		5
	1 = W	11	1111	NEG	SRC +	I → Dest	1000 1001 1010	SOZ SOZE SOSE	0 D(0E) D(SE) Am29C11	6. They a	00101 are usefu	NRAS		C, St		
otes: 1. The ins 2. B = Byt 3. See Ins 4. R = So 5. When	1 = W struction I te Mode, struction urce; S = status is i - Yi i	mnemonie W = Wor Set desc Source; destinatid = 0 to 3 = 0 to 7	1111 c designat d Mode. ription. Dest = De	NEG es differe stination. de) ode)	SRC + *	1 → Dest	1000 1001 1010 nats used	SOZE SOSE	D(0Ē) D(SE) Am29C11		are usefu	-				
otes: 1. The ins 2. B = Byt 3. See Ins 4. R = So 5. When	1 = W struction i te Mode, struction urce; S = status is i – Yi i	mnemonie W = Wor Set desc Source; destinatid = 0 to 3 = 0 to 7	1111 c designat d Mode. ription. Dest = De on, (Byte mod (Word mod BUS AI	NEG es differe stination. de) ode)	SRC + ·	1 → Dest	1000 1001 1010 nats used	SOZE SOSE	D(0Ē) D(SE) Am29C11		are usefu	-				
otes: 1. The in 2. B = By 3. See In 4. R = So 5. When Status	1 = W struction te Mode, struction urce; S = status is i - Yi i	mnemonie W = Wor Set desc Source; destinatio = 0 to 3 = 0 to 7 Y	t1111 c designat d Mode. ription. Dest = De nn, (Byte mod (Word mc BUS AI	NEG es differe stination. de) ND ST escripti	SRC + ·	 - Dest - SINC B/W 0 = B 	1000 1001 1010 mats used GLE OF Y - Y - SR	SOZE SOSE d in the / PERAN Bus	D(0E) D(SE) Am29C111 D INS1 Flag3 NC	RUCT Flag2 NC	IONS Flag1 NC	l in micro	OVR 0	ssem N U	bly. C	
I. The in 2. B = By 3. See In 4. R = So 5. When Status	1 = W struction i te Mode, struction urce; S = status is i = Y i i O	mnemoni W = Wor Set desc Source; destinatic = 0 to 3 = 0 to 7 Y Pcode MOVE COMP	t1111 c designat d Mode. ription. Dest = De nn, (Byte mod (Word mc BUS AI SRC L SRC L SRC	NEG es differe stination. de) nD ST. escripti Dest	SRC + ·	 - Dest - SINC B/W 0 = B 	1000 1001 1010 nats used ALE OF Y Y SR Y SR	SOZE SOSE d in the / PERAN Bus IC	D(0E) D(SE) Am29C111 D INS1 Flag3 NC NC	RUCT Flag2 NC NC	IONS Flag1 NC NC	l in micro	OVR 0 0	ssem N U U	bly.	
otes: 1. The ins 2. B = By 3. See In: 4. R = So 5. When Status	1 = W struction i te Mode, struction urce; S = status is i – Yi i O	mnemoni W = Wor Set desc Source; destinatic = 0 to 3 = 0 to 7 Y pcode MOVE	t1111 c designat d Mode. ription. Dest = De nn, (Byte mod (Word mc BUS AI SRC L SRC L SRC	NEG es differe stination. de) de) ND ST. escripti Dest 1 Des	SRC + ·	 - Dest - SINC B/W 0 = B 	1000 1001 1010 nats used ALE OF Y - SR Y - SR Y - SR Y - SR Y - SR Y - SR	SOZE SOSE d in the / PERAN Bus IC IC IC +1	D(0E) D(SE) Am29C111 D INS1 Flag3 NC	RUCT Flag2 NC	IONS Flag1 NC	l in micro	OVR 0	ssem N U	bly. C	

TWO OPERAND INSTRUCTIONS

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.



TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad		R ¹	S1	Dest ¹		Opcode	F	AM Address
TOR1	0 = B 1 = W	00	0000 TOR, 0010 TOR, 0011 TOD 1000 TOR, 1010 TOR, 1010 TOR, 1110 TOR 1110 TOR	A RAM RA D AY RAM IY RAM RY D AR RAM IR RAM	ACC I RAM ACC I RAM ACC I RAM	ACC ACC Y Bus Y Bus Y Bus RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	$\begin{array}{llllllllllllllllllllllllllllllllllll$		100 RAM Reg 00
Instruction	B/W	Quad		R ¹	S ¹	Dest ¹		Opcode	F	RAM Address
TOR2	0 = B 1 = W	10	0001 TOD. 0010 TOA 0101 TOD	R ACC	ACC I I	RAM RAM RAM	0000 0001 0010 0011 0100 0101 0111 1000 1001 1010 1011	$\begin{array}{c c} \text{SUBR} & \text{S minus R} \\ \text{SUBRC}^2 & \text{S minus R} \\ \text{with carry} \\ \text{SUBS} & \text{R minus S} \\ \text{SUBSC}^2 & \text{R minus S} \\ \text{with carry} \\ \text{ADD} & \text{R plus S} \\ \text{ADDC} & \text{R plus S} \\ \text{with carry} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{With carry} \\ \text{ADD} & \text{R plus S} \\ \text{WOR} & \text{R + S} \\ \text{EXORR } & \text{R + S} \\ \text{EXNOR } \\ \text{R + S} \\ \text{S} \end{array}$		RAM Reg 00

Note 1: R = Source

S = Source Dest = Destination

Note 2: During subtraction the carry is interpreted as borrow.

Instruction	B/W	Quad	F	1 s ¹	Орсо	ode			De	estinati	on		
TONR	0 = B 1 = W	11	0001 TODA D 0010 TOAI AC 0101 TODI D	ACC I I	0001 SUBRC S ca 0010 SUBS R 0011 SUBSC R	minus R minus R v arry minus S minus S v arry	00000 0000 00100 0010	1 NRA D NRS	ACC	- 5 ²	ıs ²		
					0100 ADD R 0101 ADDC R	plus S plus S wit	h						
					0110 AND <u>R.</u> 0111 NAND R. 1000 EXOR <u>R.</u> 1001 NOR R. 1010 OR <u>R.</u>	arry • <u>S</u> •S +S +S +S +S +S							
		Y BI	US AND STAT	JS CON	ITENTS - TWO O	PERAND	INST		ONS		I		Т
Instruction	Ор	Y Bl	JS AND STAT	JS CON B/W	ITENTS – TWO OI Y – Bus	PERAND Flag3	INST Flag2	RUCTI Flag 1	ONS LINK	OVR	N	с	
Instruction	Op SUE	code		1	1			Flag		OVR U	N U	с U	
Instruction	<u> </u>	code BR	Description	B/W	Y – Bus	Flag3	Flag2	Flag 1	LINK			-	
Instruction	SUE	code BR BRC	Description S minus R S minus R with	B/W 0 = B	Y – Bus Y⊷S+∏ + 1	Flag3 NC	Flag2 NC	Flag 1 NC	LINK	U	υ	U	
TOR1 TOR2	SUE	code BR BRC BS	Description S minus R S minus R with carry	B/W 0 = B	Y - Bus Y-S+R+1 Y-S+R+QC	Flag3 NC NC	Flag2 NC NC	Flag 1 NC NC	LINK NC NC	U	U	U	
TOR1 TOR2	SUE SUE SUE	code BR BRC BRC BSC BSC	Description S minus R S minus R with carry R minus S R minus S with	B/W 0 = B	Y - Bus $Y_{\leftarrow}S + \overline{R} + 1$ $Y_{\leftarrow}S + \overline{R} + QC$ $Y_{\leftarrow}R + \overline{S} + 1$	Flag3 NC NC NC	Flag2 NC NC NC	Flag 1 NC NC NC	LINK NC NC NC	U U U	U U U	U U U	
TOR1	SUE SUE SUE	code BR BRC BS BSC	Description S minus R S minus R with carry R minus S R minus S with carry	B/W 0 = B	Y - Bus $Y_{\leftarrow}S + \overline{R} + 1$ $Y_{\leftarrow}S + \overline{R} + QC$ $Y_{\leftarrow}R + \overline{S} + 1$ $Y_{\leftarrow}R + \overline{S} + QC$	Flag3 NC NC NC NC	Flag2 NC NC NC NC	Flag 1 NC NC NC NC	LINK NC NC NC	U U U U	U U U U	U U U U	
TOR1 TOR2	SUE SUE SUE SUE	code BR BRC BS BSC D D C	Description S minus R S minus R with carry R minus S R minus S with carry R plus S R plus S with	B/W 0 = B	Y - Bus $Y \leftarrow S + \overline{R} + 1$ $Y \leftarrow S + \overline{R} + QC$ $Y \leftarrow R + \overline{S} + 1$ $Y \leftarrow R + \overline{S} + QC$ $Y \leftarrow R + S$	Flag3 NC NC NC NC NC	Flag2 NC NC NC NC	Flag 1 NC NC NC NC	LINK NC NC NC NC	U U U U U	U U U U U		
TOR1 TOR2	SUE SUE SUE ADC	code BR BRC BS BSC D D C	Description S minus R S minus R with carry R minus S R minus S with carry R plus S R plus S with carry	B/W 0 = B	Y - Bus $Y_{\leftarrow}S + \overline{R} + 1$ $Y_{\leftarrow}S + \overline{R} + QC$ $Y_{\leftarrow}R + \overline{S} + 1$ $Y_{\leftarrow}R + \overline{S} + QC$ $Y_{\leftarrow}R + S$ $Y_{\leftarrow}R + S + QC$	Flag3 NC NC NC NC NC NC	Flag2 NC NC NC NC NC	Flag 1 NC NC NC NC NC	LINK NC NC NC NC NC	U U U U U U	U U U U U		
TOR1 TOR2	SUE SUE SUE ADC ADC	code BR BRC BS BSC D D D D D D D	Description S minus R S minus R with carry R minus S R minus S with carry R plus S R plus S with carry R S	B/W 0 = B	Y - Bus $YS + \overline{R} + 1$ $YS + \overline{R} + QC$ $YR + \overline{S} + 1$ $YR + \overline{S} + QC$ $YR + S$ $YR + S + QC$ $YR + S + QC$ YR_i AND S_i	Flag3 NC NC NC NC NC NC NC	Flag2 NC NC NC NC NC NC	Flag 1 NC NC NC NC NC NC	LINK NC NC NC NC NC NC	U U U U U U 0	U U U U U U U		
TOR1 TOR2	SUE SUE SUE ADC ADC ANC	code BR BRC BSC BSC DC DC DC DC DR	Description S minus R S minus R with carry R minus S R minus S with carry R plus S R plus S R plus S with carry R ·S R·S	B/W 0 = B	$Y - Bus$ $Y - S + \overline{R} + 1$ $Y - S + \overline{R} + QC$ $Y - R + \overline{S} + 1$ $Y - R + \overline{S} + QC$ $Y - R + S$ $Y - R + S + QC$ $Y - R_i AND S_i$ $Y_i - R_i NAND S_i$	Flag3 NC NC NC NC NC NC NC NC	Flag2 NC NC NC NC NC NC NC	Flag 1 NC NC NC NC NC NC	LINK NC NC NC NC NC NC NC	U U U U U U 0 0	U U U U U U U U U	U U U U U U 0 0	
TOR1 TOR2	SUE SUE SUE ADC ADC ADC EXC	code BR BRC BSC BSC DC DC DC DC DR	Description S minus R S minus R with carry R minus S with carry R plus S R plus S R plus S with carry R S R S R S R⊕S	B/W 0 = B	$\begin{array}{c} \textbf{Y} - \textbf{Bus} \\ \hline \textbf{Y} - \textbf{S} + \overline{\textbf{R}} + 1 \\ \hline \textbf{Y} - \textbf{S} + \overline{\textbf{R}} + \textbf{QC} \\ \hline \textbf{Y} - \textbf{R} + \overline{\textbf{S}} + 1 \\ \hline \textbf{Y} - \textbf{R} + \overline{\textbf{S}} + \textbf{QC} \\ \hline \textbf{Y} - \textbf{R} + \textbf{S} + \textbf{QC} \\ \hline \textbf{Y} - \textbf{R} + \textbf{S} \\ \hline \textbf{Y} - \textbf{R} + \textbf{S} + \textbf{QC} \\ \hline \textbf{Y} - \textbf{R}_i \text{ NAND } \textbf{S}_i \\ \hline \textbf{Y}_i - \textbf{R}_i \text{ NAND } \textbf{S}_i \\ \hline \textbf{Y}_i - \textbf{R}_i \text{ EXOR } \textbf{S}_i \end{array}$	Flag3 NC NC NC NC NC NC NC NC NC	Flag2 NC NC NC NC NC NC NC NC NC	Flag 1 NC NC NC NC NC NC NC NC NC	LINK NC NC NC NC NC NC NC NC NC	U U U U U U 0 0 0	U U U U U U U U U U U U U	U U U U U U 0 0 0	


U = Update NC = No Change

0 = Reset 1 = Set

i = 0 to 15 when not specified

SINGLE BIT SHIFT INSTRUCTIONS

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded with ZERO, ONE, or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 3. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN \oplus QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 4. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN \oplus QOVR is useful for Two's Complement multiplication.



SINGLE BIT SHIFT INSTRUCTIONS

SINGLE BIT SHIFT

Instruction	B/W	Quad			U ¹	Dest ¹		Ope	code			RAM	Address
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Down Down Down Down Down	1 QLINK	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	Instruction B/W				U ¹		Opcode Desti					Destination	
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Down Down Down Down Down	1 QLINK	00000 00001	NRY NRA	Y Bus ACC

Note 1.

U = Source Dest = Destination

Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y – Bus	Flag3	Flag2	Flag1	LINK	OVR	N	c	z
	SHUPZ SHUP1	Up 0 Up 1	1 = W	Y _i ⊢SRC _{i−1} , i=1 to 15; Y ₀ −Shift Input	NC	NC	NC	SRC15*	0	SRC14	0	U
SHR SHNR	SHUPL	Up QLINK	0 = B	$\begin{array}{l} Y_i - SRC_{i-1}, i = 1 \ \text{to} \ 7; \\ Y_0 - Shift \ \text{Input;} \\ Y_8 - SRC_7, \ Y_i - SRC_{i-9} \\ \text{for} \ i = 9 \ \text{to} \ 15 \end{array}$	NC	NC	NC	SRC7+	0	SRC ₆	0	l
	SHDNZ SHDN1	Down 0 Down 1	1 = W	Y _i ←SRC _{i + 1} , i = 0 to 14; Y ₁₅ ←Shift Input	NC	NC	NC	SRC0.	0	Shift Input	0	l
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVF	0 = B	Y _i ← SRC _{i + 1} , i = 0 to 6; Y _i ← SRC _{i - 7} , i = 8 to 14; Y _{7,15} ← Shift Input	NC	NC	NC	SRC0+	0	Shift Input	0	l

*Shifted Output is loaded into the QLINK.


SRC = Source U = Update NC = No Change 0 = Reset

1 = Seti = 0 to 15 when not specified

BIT ORIENTED INSTRUCTIONS

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the nth bit to a ONE leaving other bits unchanged; Reset Bit n which forces the nth bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load 2ⁿ, which loads ONE in Bit position n and ZERO in all other bit positions; Load 2ⁿ which loads ZERO in bit position n and ONE in all other bit positions; increment by 2ⁿ, which adds 2ⁿ to the operand; and decrement by 2ⁿ which subtracts 2ⁿ from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

BIT ORIENTED FIELD DEFINITIONS



BIT ORIENTED INSTRUCTIONS

Instruction	B/W	Quad	n	Opcode	RAM Address
BOR1	0 = B 1 = W	11	0 to 15	1101 SETNR Set RAM, bit n 1110 RSTNR Reset RAM, bit n 1111 TSTNR Test RAM, bit n	00000 R00 RAM Reg 00
Instruction	B/W	Quad	n	Opcode	RAM Address
BOR2	0 = B 1 = W	10	0 to 15	1100 LD2NR 2 ⁿ _ RAM 1101 LDC2NR 2 ⁿ _ RAM 1110 A2NR RAM plus 2 ⁿ _ RAM 1111 S2NR RAM minus 2 ⁿ _ RAM	00000 R00 RAM Reg 00
Instruction	B/W	Quad	n		Opcode
BONR	0 = B 1 = W	11	0 to 15	1100	00000 TSTNA Test ACC, bit n 00001 RSTNA Reset ACC, bit n 00010 SETNA Set ACC, bit n 00100 AZNA ACC plus 2 ⁿ _ ACC 00110 LD2NA ACC cminus 2 ⁿ _ ACC 00111 LD2NA 2 ⁿ _ ACC 00111 LD2NA 2 ⁿ _ ACC 00111 LD2NA 2 ⁿ _ ACC 10100 TSTND Test D, bit n 10001 RSTND Reset D, bit n 10010 SETND Set D, bit n 10101 SETNY D plus 2 ⁿ _ Y BUS 10110 LS2NY 2 ⁿ _ Y Bus 10111 LD2NY 2 ⁿ _ Y Bus

BIT ORIENTED INSTRUCTIONS

Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	Ν	С	
BOR1	SETNR RSTNR	Set RAM Bit n Reset RAM, Bit n	0 = B 1 = W	Y _i ⊢RAM _i for i≠n; Y _n ⊢1 Y _i ⊢RAM _i for i≠n; Y _n ⊢0	NC NC	NC NC	NC NC	NC NC	0 0	U U	0 0	
	TSTNR	Test Ram, Bit n		Y _i ⊢0 for i≠n; Y _n ⊢SRC _n	NC	NC	NC	NC	0	U	0	T
	LD2NR	2 ⁿ → RAM		Y _i ⊢0 for i≠n; Y _n ⊢1	NC	NC	NC	NC	0	U	0	T
BOR2	LDC2NR	2 ⁿ → RAM		Y _i ⊢1 for i≠n; Y _n ⊢0	NC	NC	NC	NC	0	υ	0	T
BUNZ	A2NR	RAM + 2 ⁿ → RAM		Y←RAM + 2 ⁿ	NC	NC	NC	NC	U	υ	υ	t
	S2NR	RAM – 2 ⁿ → RAM		Y←RAM - 2 ⁿ	NC	NC	NC	NC	U	U	U	t
	TSTNA	Test ACC, Bit n		Y _i ⊢0 for i≠n; Y _n ←ACC _n	NC	NC	NC	NC	0	υ	0	t
	RSTNA	Reset ACC, Bit n		$Y_i \leftarrow ACC_i$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	υ	0	t
	SETNA	Set ACC, Bit n		$Y_i - ACC_i$ for $i \neq n$; $Y_n - 1$	NC	NC	NC	NC	0	U	0	t
	A2NA	ACC + 2 ⁿ → ACC		Y−ACC + 2 ⁿ	NC	NC	NC	NC	υ	υ	U	t
	S2NA	ACC – 2 ⁿ → ACC		Y-ACC-2 ⁿ	NC	NC	NC	NC	U	υ	U	t
	LD2NA	2 ⁿ →ACC		Y _i −0 for i≠n; Y _n ⊢1	NC	NC	NC	NC	0	υ	0	t
BONR	LDC2NA	2 ^{TI} → ACC		Y _i ⊢1 for i≠n; Y _n ⊢0	NC	NC	NC	NC	0	υ	0	t
BONH	TSTND	Test D, Bit n		Y _i −0 for i≠n; Y _n −D _n	NC	NC	NC	NC	0	υ	0	t
	RSTND	Reset D, Bit n*		Y _i ←D _i for i≠n; Y _n ←0	NC	NC	NC	NC	0	U	0	t
	SETND	Set D, Bit n*		$Y_i - D_i$ for $i \neq n$; $Y_n - 1$	NC	NC	NC	NC	0	U	0	t
	A2NDY	D + 2 ⁿ → Y Bus		Y←D + 2 ⁿ	NC	NC	NC	NC	U	U	υ	t
	S2NDY	D-2 ⁿ → Y Bus		Y ← D - 2 ⁿ	NC	NC	NC	NC	U	U	υ	t
	LD2NY	2 ⁿ →Y Bus		$Y_i = 0$ for $i \neq n$; $Y_n = 1$	NC	NC	NC	NC	0	υ	0	t
	LDC2NY	2 ⁿ → Y Bus		$Y_i \leftarrow 1$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	t

SRC = Source

U = Update NC = No Change 0 = Reset 1 = Set

i = 0 to 15 when not specified

*Destination is not D Latch but Y Bus.

ROTATE BY n BITS INSTRUCTIONS

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 5. In the Word mode, all 16-bits are rotated up; while in the Byte mode, only the lower 8-bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

ROTATE BY n BITS FIELD DEFINITIONS

EXAMPLE: n = 4, Word Mode Source 0001 0011 0111 1111 Destination 0011 0111 1111 0001 EXAMPLE: n = 4, Byte Mode Source 0001 0011 0111 1111 Destination 0001 0011 1111 0111

Figure 5. Rotate by n Example

15 14 13 12 9 8 54 0 ROTR1 B/W Quad n SRC-Dest RAM Address ROTR2 B/W Quad n SRC-Dest RAM Address ROTNR B/W Quad n 1100 SRC-Dest

ROTATE BY n BITS INSTRUCTIONS

Instruction	B/W	Quad	n			U1	Dest ¹		RAM	Address	6
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00 R31	RAM Re	
Instruction	B/W	Quad	n			U ¹	Dest ¹		RAM	Address	3
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00 R31	RAM R	
Instruction	B/W	Quad	n							U ¹	Dest ¹
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11100	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note 1: U = Source Dest = Destination

Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	с	z
ROTR1		1 = W	Yi ← SRC(i-n)mod16	NC	NC	NC	NC	0	SRC 15-n	0	U
ROTR2 ROTNR		0 = B	Y _i ← SRC _i + 8 = SRC _{(i-n)mod8} for i = 0 to 7	NC	NC	NC	NC	0	SRC _{8 – n}	0	υ

SRC = Source U = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

ROTATE AND MERGE INSTRUCTION

The Rotate and Merge Instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 6. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R input. A ZERO in bit i of the mask will select the ith bit of the R input as the ith output bit, while ONE in bit i will select the ith rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 7.

						RC	DTATE	AND M	IERGE	FIELD	DEFIN	нтю)NS:	
U		S (MASK)					15	14 13	1298	5	54			0
BARREL SHIFTER	7			R	7	ROT	м в/w	Quad	n	ROT SR Non ROT S Mask		AM A	ddres	5
Eigure	6. Rotate	OR			F000630	EXAN U Rotate R Mask Destin	ed U (S) ation	a = 4, W 0011 1010 0000 1010 7. Rot		Mode 0001 0101 1010 1111 0101 nd Merg	0101 0110 1010 0000 1010 e Exa		01 ¹ 00 ² 10 ² 11 ² 00 ²	11 10 11
					ND MER	GE INS	STRUCI	ΓΙΟΝ						
Instruction	B/W	Quad	n			U ¹		st ¹ S ¹		RA	M Ad	iress	;	
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D ACC BAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I I	· · ·		100 131	•	Reg Reg	
	tated Source = Non-Rotat sk		Y BU	S AND S	Bus	- ROT	Flag3	MERGE Flag2	Flag1	LINK	OVF	-		z
		1=W	(Rot (Op) _{(i – n)mod}	16 (mask) _i		NC	NC	NC	NC	0		0	U
BOTM	1								NC	NC	0	ι	0	υ
ROTM		0 = B		ion Rot Op) _i Op) _(i – n) mod i			NC	NC			I		_	

20

ROTATE AND COMPARE INSTRUCTIONS

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 8. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 9.

S (MASK) R BARREL SHIFTER AND AND COMPARATOR (XOR) PF000650

ROTATE AND COMPARE FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 (2
ROTC	в/w	Quad	n	Rot Src- Non Rot Src- Mask	RAM Address	

EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 9. Rotate and Compare Examples

Figure 8. Rotate and Compare Function

ROTATE AND COMPARE INSTRUCTIONS

Instruction	B/W	Quad	n			U ¹	R ¹	S1		RA	M Addr	ess		
ROTC	0=B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I ACC I	000			AM F	. *	
R = No S = Ma		ource	Y BUS	AND STA		ΟΤΑΤΙ								_
Instruction	Opcode	B/W			Bus		Flag3	Fiag2	Flag1	LINK	OVR	N	С	1
ROTC		1 = W	(Rot	Non Rot Op) Op) _{(i – n)mod}	16 · (mask)i		NC	NC	NC	NC	0	U	0	
noro		0 = B		Non Rot Op) Op) _{(i – n)mod}			NC	NC	NC	NC	0	υ	0	
J = Update NC = No Change) = Reset ≠ Set = 0 to 15 when	not specifie	ed												

PRIORITIZE INSTRUCTION

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 10. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 11 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.

PRIORITIZE INSTRUCTION FIELD DEFINITIONS




Figure 10. Prioritize Function

15	14 13	12 9	8 5	4 C
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
B/W	Quad	Mask (S)	Source (R)	Destination

WORD MODE

BYTE MODE*


Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output
None	0	None	0
15	1	7	1
14	2	6	2
•	•	•	
•	•	•	
1	15	1	7
0	16	0	8


*Bits 8 through 15 do not participate.

Figure 11.

PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destinatio	n		Source (F	ł)	RA	M Addre	ss/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S)		Destinatio	n	RAM	Addres	s/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y Bus	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S)		Source (F	R)	R	AM Add	iress/Dest
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S)		Source (F	R)		Desti	nation
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC 0	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC





24

STATUS INSTRUCTIONS

Status Instructions – The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 14), are to be set (forced to a ONE).

7	6	5	4	3	2	1	0
Flag3	Flag2	Flag1	LINK	OVR	N	С	Ζ
						MPF	3-775

Figure 14. Status Byte

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/ word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (OZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN \oplus QOVR), (QN \oplus QQVR) + QZ, QZ + $\overline{\rm QC}$ and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code to test the status register via T bus is similar to the code used by instruction lines I_1 to I_4 as shown below. Instruction lines $I_0 - 4$ have priority over T bus for testing the status register distance.

status register on CT output. See the discussion on the status register for a full description.

T4 14	Т ₃ І ₃	T2 I2	T ₁ I ₁	СТ
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW*
0	1	0	1	С
0	1	1	0	Z + C
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

*LOW = CT is forced LOW

STATUS

	15	14 13	12 9	85	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
SVSTNR	B/W	Quad	0111	1010	Destination

STATUS INSTRUCTIONS

Instruction	B/W	Quad				c)pcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				c)pcode
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3
Instruction	B/W	Quad				RAM A	ddress/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000	R00 R31	RAM Reg 00 RAM Reg 31
						De	stination
	0 = B	11	0111	1010	00000	NRY NRA	Y Bus ACC

			STA	TUS INSTRUCTIONS								
Instruction	B/W	Quad			Opcode (CT)							
Test	O	11	1001	000 001 001 1010 010 010 011 011 100 100	Opcode Cpcode Ccc 00000 TNOZ 00010 TNO 00100 TZ 00110 TOVR 01000 TLOW 01010 TC 01100 TZC 01110 TNC 01100 TZC 01110 TL 10000 TL 10000 TL 10010 TF1 10100 TF2 10110 TF3 10110 TF3		Test (N®OVR) + Z Test N≋OVR Test OVR Test OVR Test C Test Z + C Test N Test Flag1 Test Flag2 Test Flag3		Z			
lote: ïEN ∙ te	st status inst	ruction has priority ov Y BUS AN		ISTRUCTION.	NSTRUC	TIONS	i					
Instruction	Opcode	Description	B/W	Y – Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	С	z
	SONCZ	Set OVR, N, C, Z	0 = B	Y _i ←1 for i = 0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK	-1	,	NC	NC	NC	1	NC	NC	NC	N
SETST	SF1	Set Flag1	-		NC	NC	1	NC	NC	NC	NC	N
	SF2	Set Flag2	-1		NC	1	NC	NC	NC	NC	NC	N
	SF3	Set Flag3	-		1	NC	NC	NC	NC	NC	NC	N
	RONCZ	Reset OVR, N, C, Z	0 = B	Y _i ←0 for i = 0 to 15	NC	NC	NC	NC	0	0	0	(
	RL	Reset LINK			NC	NC	NC	0	NC	NC	NC	N
RSTST	RF1	Reset Flag1			NC	NC	0	NC	NC	NC	NC	Ν
	RF2	Reset Flag2			NC	0	NC	NC	NC	NC	NC	N
	RF3	Reset Flag3			0	NC	NC	NC	NC	NC	NC	N
			0 = B	Y _i ⊷Status for i–0 to 7; Y _i ⊷0 for i=8 to 15	NC	NC	NC	NC	NC	NC	NC	N
SVSTR SVSTNR		Save Status*	1 = W						I NC	NC	NC	ΙN
	TNOZ	Test (N⊕OVR) + Z		**	NC	NC	NC	NC			-	_
	TNO	Test (N⊕OVR) + Z Test N⊕OVR	1 = W			NC NC	NC	NC	NC	NC	NC	N
	TNO TZ	Test (N⊕OVR) + Z Test N⊕OVR Test Z	1 = W		NC NC NC	NC NC NC	NC NC	NC NC	NC NC	NC NC	NC	N
	TNO TZ TOVR	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR	1 = W		NC NC NC NC	NC NC NC NC	NC NC NC	NC NC NC	NC NC NC	NC NC NC	NC NC	~ ~
	TNO TZ	Test (N⊕OVR) + Z Test N⊕OVR Test Z	1 = W		NC NC NC NC	NC NC NC NC NC	NC NC NC NC	NC NC NC NC	NC NC NC NC	NC NC NC NC	NC NC NC	
	TNO TZ TOVR TLOW TC	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C	1 = W		NC NC NC NC NC	NC NC NC NC NC	NC NC NC NC	NC NC NC NC	NC NC NC NC	NC NC NC NC	NC NC NC	
SVSTNR	TNO TZ TOVR TLOW	Test $(N \oplus OVR) + Z$ Test $N \oplus OVR$ Test Z Test OVR Test LOW	1 = W		NC NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC	NC NC NC NC NC	NC NC NC NC NC	NC NC NC NC NC	NC NC NC NC	
SVSTNR	TNO TZ TOVR TLOW TC TZC TN	Test $(N \oplus OVR) + Z$ Test $N \oplus OVR$ Test Z Test OVR Test LOW Test C Test $Z + \overline{C}$ Test N	1 = W		NC NC NC NC NC NC NC NC	NC NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC	~ ~ ~ ~ ~ ~ ~ ~
SVSTNR	TNO TZ TOVR TLOW TC TZC TN TL	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test N LINK	1 = W		NC NC NC NC NC NC NC NC NC	NC NC NC NC NC NC NC NC	NC NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC NC	NC NC NC NC NC NC NC	NC NC NC NC NC NC	~ ~ ~ ~ ~ ~ ~ ~ ~
SVSTNR	TNO TZ TOVR TLOW TC TZC TN	Test $(N \oplus OVR) + Z$ Test $N \oplus OVR$ Test Z Test OVR Test LOW Test C Test $Z + \overline{C}$ Test N	1 = W		NC NC NC NC NC NC NC NC	NC NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC NC	NC NC NC NC NC	

-•

U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

*In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

**Y-Bus is Undefined.

Instruction B/W Quad Image: Construction Output					P INST	HUCI						
preserves the status register, RAM register and the ACC 15 14 13 12 9 8 5 4 register, NOOP 0 11 1000 1010 00000 NOOP INSTRUCTION Instruction B/W Quad							NO C	PERAT	TION FIELD	DEFIN	ITION	
Instruction B/W Quad Image: Construction NOOP 0 11 1000 1010 00000 V BUS AND STATUS - NO-OP INSTRUCTION V BUS AND STATUS - NO-OP INSTRUCTION No NC Z Instruction Opcode B/W Y - Bus Flag3 Flag2 Flag1 LINK OVR N C Z NOOP 0 = B * NC	preserves the s						1	5 14 13	3129	8	54	C
Instruction B/W Quad	register.					NOO	P O	11	1000	101	0 000	000
NOOP 0 11 1000 1010 00000 Y BUS AND STATUS - NO-OP INSTRUCTION Instruction Opcode B/W Y - Bus Flag3 Flag2 Flag1 LINK OVR N C Z NOOP 0 = B * NC				NO-C	OP INST	RUCTI	ON					
Y BUS AND STATUS - NO-OP INSTRUCTION Instruction Opcode B/W Y - Bus Flag3 Flag2 Flag1 LINK OVR N C Z NOOP 0 = B * NC	Instruction	1	B/W	Qu	uad							
Instruction Opcode B/W Y - Bus Flag3 Flag2 Flag1 LINK OVR N C Z NOOP 0 = B * NC NC <t< td=""><td>NOOP</td><td></td><td>0</td><td>1</td><td>1</td><td></td><td>1000</td><td></td><td>1010</td><td></td><td>000</td><td>00</td></t<>	NOOP		0	1	1		1000		1010		000	00
NOOP 0 = B * NC NC <th< th=""><th></th><th></th><th>Y BU</th><th>S AND STA</th><th>TUS -</th><th>NO-OP</th><th>INSTRU</th><th>ото</th><th>N</th><th></th><th></th><th></th></th<>			Y BU	S AND STA	TUS -	NO-OP	INSTRU	ото	N			
RC = Source = Update RC = No RC = No	Instruction	Opcode	e B/W		Flag3	Flag2	Flag1	LINK	OVR	N	с	z
I = Update IC = No Change = Reset = Set = 0 to 15 when not specified	NOOP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC
	IC = No Change = Reset = Set = 0 to 15 when		ied									

SUMMARY OF MNEMONICS

Instruction Type

SOR	Single Operand RAM
SONR	Single Operand Non-RAM
TOR1	Two Operand RAM (Quad 0)
TOR2	Two Operand RAM (Quad 2)
TONR	Two Operand Non-RAM
SHFTR	Single Bit Shift RAM
SHFTNR	Single Bit Shift Non-RAM
ROTR1	Rotate n Bits RAM (Quad 0)
ROTR2	Rotate n Bits RAM (Quad 1)
ROTNR	Rotate n Bits Non-RAM
BOR1	Bit Oriented RAM (Quad 3)
BOR2	Bit Oriented RAM (Quad 2)
BONR	Bit Oriented Non-RAM
ROTM	Rotate and Merge
ROTC	Rotate and Compare
PRT1	Prioritize RAM; Type 1
PRT2	Prioritize RAM; Type 2
PRT3	Prioritize RAM; Type 3
PRTNR	Prioritize Non-RAM
CRCF	Cyclic Redundancy Check Forward
CRCR	Cyclic Redundancy Check Reverse
NOOP	No Operation
SETST	Set Status
RSTST	Reset Status
SVSTR	Save Status RAM
SVSTNR	Save Status Non-RAM
TEST	Test Status

SOURCE AND DESTINATION

Single Operand

• •	
SORA	Single Operand RAM to ACC
SORY	Single Operand RAM to Y Bus
SORS	Single Operand RAM to Status
SOAR	Single Operand ACC to RAM
SODR	Single Operand D to RAM
SOIR	Single Operand I to RAM
SOZR	Single Operand 0 to RAM
SOZER	Single Operand D(0E) to RAM
SOSER	Single Operand D(SE) to RAM
SORR	Single Operand RAM to RAM
SOA	Single Operand ACC
SOD	Single Operand D
SOI	Single Operand I
SOZ	Single Operand 0
SOZE	Single Operand D(0E)
SOSE	Single Operand D(SE)
NRY	Non-RAM Y Bus
NRA	Non-RAM ACC
NRS	Non-RAM Status
NRAS	Non-RAM ACC, Status

Two Opera	nd
TORAA	Two Operand RAM, ACC to ACC
TORIA	Two Operand RAM, I to ACC
TODRA	Two Operand D, RAM to ACC
TORAY	Two Operand RAM, ACC to Y Bus
TORIY	Two Operand RAM, I to Y Bus
TODRY	Two Operand D, RAM to Y Bus
TORAR	Two Operand RAM, ACC to RAM
TORIR	Two Operand RAM, I to RAM
TODRR	Two Operand D, RAM to RAM
TODAR	Two Operand D, ACC to RAM
TOAIR	Two Operand ACC, I to RAM
TODIR	Two Operand D, I to RAM
TODA	Two Operand D, ACC
TOAI	Two Operand ACC, I
TODI	Two Operand D, I
Single Bit S	hift
SHRR	Shift RAM, Store in RAM
SHDR	Shift D, Store in RAM
SHA	Shift ACC
SHD	Shift D
Rotate n Bi	ts
RTRA	Rotate RAM, Store in ACC
RTRY	Rotate RAM, Place on Y Bus
RTRR	Rotate RAM, Store in RAM
RTAR	Rotate ACC, Store in RAM
RTDR	Rotate D, Store in RAM
RTDY	Rotate D, Place on Y Bus
RTDA	Rotate D, Store in ACC
RTAY	Rotate ACC, Place on Y Bus
RTAA	Rotate ACC, Store in ACC
Rotate and	Merge
MDAI	Merge Disjoint Bits of D and ACC Using I as Mask and Store in ACC
MDAR	Merge Disjoint Bits of D and ACC Using RAM as Mask and Store in ACC
MDRI	Merge Disjoint Bits of D and RAM Using I as Mask and Store in RAM
MDRA	Merge Disjoint Bits of D and RAM Using ACC as Mask and Store in RAM
MARI	Merge Disjoint Bits of ACC and RAM Using I as Mask and Store in RAM
MRA	Merge Disjoint Bits of RAM and ACC Using I as Mask and Store in ACC

Rotate and Compare

CDAI Compare Unmasked Bits of D and ACC Using | as Mask

Mnemonics copyright © 1980 Advanced Micro Devices, Inc.


CDRI	Compare Unmasked Bits of D and RAM Using I as Mask
CDRA	Compare Unmasked Bits of D and RAM Using ACC as Mask
CRAI	Compare Unmasked Bits of RAM and ACC Using I as Mask
Prioritize	
PR1A	ACC as Destination for Prioritize Type 1
PR1Y	Y Bus as Destination for Prioritize Type 1
PR1R	RAM as Destination for Prioritize Type 1
PRT1A	ACC as Source for Prioritize Type 1
PR1D	D as Source for Prioritize Type 1
PR2A	ACC as Destination for Prioritize Type 2
PR2Y	Y Bus as Destination for Prioritize Type 2
PR3R	RAM as Source for Prioritize Type 3
PR3A	ACC as Source for Prioritize Type 3
PR3D	D as Source for Prioritize Type 3
PRTA	ACC as source for Prioritize Type Non-RAM
PRTD	D as Source for Prioritize Type Non-RAM
PRA	ACC as Mask for Prioritize Type 2, 3, and Non-RAM
PRZ	Mask Equal to Zero for Prioritize Type 2, 3, and Non-RAM
PRI	I as Mask for Prioritize Type 2, 3, and Non-RAM
OPCODE	
Addition	
ADD	Add without Carry
ADDC	Add with Carry
A2NA	Add 2 ⁿ to ACC
A2NR	Add 2 ⁿ to RAM
A2NDY	Add 2 ⁿ to D, Place on Y Bus
Subtraction	i de la construcción de la constru
SUBR	Subtract R from S without Carry
SUBRC	Subtract R from S with Carry
SUBS	Subtract S from R without Carry
SUBSC	Subtract S from R with Carry
S2NR	Subtract 2 ⁿ from RAM
S2NA	Subtract 2 ⁿ from ACC
S2NDY	Subtract 2 ⁿ from D, Place on Y Bus
Logical Op	erations
AND	Boolean AND
NAND	Boolean NAND
EXOR	Boolean EXOR
NOR	Boolean NOR
OR	Boolean OR
EXNOR	Boolean EXNOR
SHIFTS	
SHUPZ	Shift Up Towards MSB with 0 Insert
SHUP1	Shift Up Towards MSB with 1 Insert
SHUPL	Shift Up Towards MSB with LINK Insert

SHDNZ	Shift Down Towards LSB with 0 Insert
SHDN1	Shift Down Towards LSB with 1 Insert
SHDNL	Shift Down Towards LSB with LINK Insert
SHDNC	Shift Down Towards LSB with Carry Insert
SHDNOV	Shift Down Towards LSB with Sign EXOR
	Overflow Insert
Loads	
LD2NR	Load 2 ⁿ into RAM
LDC2NR	Load 2 ⁿ into RAM
LD2NA	Load 2 ⁿ into ACC
LDC2NA	Load 2 ^{rt} into ACC
LD2NY	Place 2 ⁿ on Y Bus
LDC2NY	Place 2 ⁿ on Y Bus
Bit Oriente	t
SETNR	Set RAM, Bit n
SETNA	Set ACC, Bit n
SETND	Set D, Bit n
SONCZ	Set OVR, N, C, Z, in Status Register
SL	Set LINK Bit in Status Register
SF1	Set Flag1 Bit in Status Register
SF2	Set Flag2 Bit in Status Register
SF3	Set Flag3 Bit in Status Register
RSTNR	Reset RAM, Bit n
RSTNA	Reset ACC, Bit n
RSTND	Reset D, Bit n
RONCZ	Reset OVR, N, C, Z, in Status Register
RL	Reset LINK Bit in Status Register
RF1	Reset Flag1 Bit in Status Register
RF2	Reset Flag2 Bit in Status Register
RF3	Reset Flag3 Bit in Status Register
TSTNR	Test RAM, Bit n
TSTNA	Test ACC, Bit n
TSTND	Test D, Bit n
Arithmetic	Operations
MOVE	Move and Update Status
COMP	Complement (1's Complement)
INC	Increment
NEG	Two's Complement
Conditional	Test
TNOZ	Test (N ⊕ OVR) + Z
TNO	Test N ⊕ OVR
ΤZ	Test Zero Bit
TOVR	Test Overflow Bit
TLOW	Test for LOW
TC	Test Carry Bit
TZC	Test Z + C
TN	Test Negative Bit
TL	Test LINK Bit
TF1	Test Flag1 Bit
TF2	Test Flag2 Bit
TF3	Test Flag3 Bit
	pyright © 1980 ro Devices, Inc.

APPLICATIONS

ι.

Minimum System Cycle Time Calculations for the Am29C116



BD005953

Figure	15.	System	Block	Diagram
--------	-----	--------	-------	---------

Without Any	y External Logic			29C116	29C116-1	29C116-2
a.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
	RALU	(29C116)	I-T	84	73	60
	Status Register		Setup	4	4	4
	Cycle Time:			100 ns	89 ns	76 ns
b.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
	RALU	(29C116)	I-Y	79	65	57
	Data Register		Setup	4	4	4
	Cycle Time:			95 ns	81 ns	73 ns
II. With	Multiplexers for Addre	ess, N-Cou	nt, etc.			
a.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
	Multiplexer		Sel-Y	15	15	15
	RALÜ	(29C116)	I-T	84	73	60
	Status Register		Setup	4	4	4
	Cycle Time:		-	115 ns	104 ns	91 ns
b.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
	Multiplexer		Sel-Y	15	15	15
	RALU	(29C116)	I-Y	79	65	57
	Data Register		Setup	4	4	4
	Čycle Time:			110 ns	96 ns	88 ns

DATA PATH TIMING ANALYSIS

The Use of an External Status Register in Reducing Microcycle Length

The standard connection of the CT pin of the Am29C116 and microcycle length calculation arising from that connection are shown below:

CRITICAL PATH TIMING (FIGURE 16-1)


Part Number	Path	Maximum Commercial Delay (ns)
Pipeline Register	CP-Q	12
Am29C116-2	I, T-CT	25
CC-MUX	D–W	7
Am29C10A-1	CC-Y	26
Control Memory	taa	40
Pipeline Register	Setup	4
		114

While 114-ns cycle time is quite fast, it can be improved by using an external register for status testing.


CRITICAL PATH TIMING (FIGURE 16-2)

Part Number	Path	Maximum Commercial Delay (ns)
Status Reg	CP-Y	12
CC-MUX	Se⊢W	15
Am29C10A-1	CC-Y	26
Control Memory	tAA	40
Pipeline Register	Setup	4
		97

The cycle time has been reduced from 114 ns to 97 ns.







ABSOLUTE MAXIMUM RATINGS

OPERATING BANGES

Storage Temperature -65 to +150°C (Case) Temperature Under Bias -55 to +125°C Supply Voltage to

Ground Potential Continuous-0.3 V to +7.0 V DC Voltage Applied to Outputs For

High Output State-0.3 V to +V_{CC} +0.3 V DC Input Voltage-0.3 V to +V_{CC} +0.3 V

DC input Current-10 mA to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

- Commercial (C) Devices Ambient Temperature (TA)0 to +70°C Supply Voltage (V_{CC}) + 4.5 V to + 5.5 V Military* (M) Devices
- Ambient Temperature (TA) -55 to +125°C Supply Voltage (V_{CC}) + 4.5 V to + 5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


*Military Product 100% tested at T_A = + 25°C, + 125°C, and -55°C.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)			Min.	Max.	Unit
VOH	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}		I _{OH} = -1.6 mA/-1.2 mA (COM'L/MIL)	2.4		v
VOL	Output LOW Voltage	V _{CC} = Min. I _{OL} = 16 mA/12 mA VIN = VIH or VIL (COM'L/MIL)			0.5	v	
VIH	Guaranteed Input Logical HIGH Voltage (Note 2)				2.0		v
VIL	Guaranteed Input Logical LOW Voltage (Note 2)					0.8	v
կլ	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 Volts				- 10	μΑ
Цн	Input HIGH Current	$V_{\rm CC} = Max.$ VIN = V _{CC} - 0.5 V				10	μΑ
lozh	Off State (HIGH Impedance) Output Current	$V_{CC} = Max.$ $V_{O} = 2.4$ Volts				10	μΑ
IOZL	Off State (HIGH Impedance) Output Current	$V_{CC} = Max.$ $V_{O} = 0.5$ Volts				- 10	μA
			COM'L	(Note 4) CMOS V _{IN} = V _{CC} or GND		120	
	Static Power Supply Current		T _A = 0 to + 70°C	(Note 4) TTL V _{IN} = 0.5 V or 2.4 V		170	
lcc	(Note 3)	$V_{CC} = Max.$ $I_O = 0 \ \mu A$		(Note 4) CMOS V _{IN} = V _{CC} or GND		145	
				(Note 4) TTL V _{IN} = 0.5 V or 2.4 V		200	
C _{PD}	Power Dissipation Capacitance (Note 5)	$V_{CC} = 5.0 V$ T _A = 25°C No Load		· · ·	8	350 рҒ Т ур і	cal

Notes: 1. V_{CC} conditions shown as Min. or Max. refer to ±10% V_{CC} limits. 2. These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested). Worst-case I_{CC} is measured at the lowest temperature in the specified operating range.
 Use CMOS I_{CC} when the device is driven by CMOS circuits and TTL I_{CC} when the device is driven by TTL circuits.
 CpD determines the dynamic current consumption:

 I_{CC} (Total) = I_{CC} (Static) + (CpD + nCL) $\frac{f}{2}$, where f is the clock frequency, CL output load capacitance, and n number of loads.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified $(T_A = 0 \text{ to } + 70^{\circ}\text{C}, V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, C_L = 50 \text{ pF})$

Am29C116

A. Combinational Delays (nsec)

	Outputs					
Input	Y0 - 15	СТ				
I ₀₋₄ (ADDR)	79	84	-			
I _{0 - 15} (DATA)	79	84	-			
I0-15 (INSTR)	79 ⁻	84	48			
DLE	58*	60	-			
T1-4	-	-	39			
CP	63	66	40			
Y0 - 15	62*	64	-			
IEN	-	-	43			

 Y_{0-15} must be stored in the Data Latch and its source disabled before the delay to Y_{0-15} as an output can be measured. *Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \text{ pF}$, 0.5-V Change on Outputs)

		Enable		Dis	able
From Input	To Output	tpzh	t _{PZL}	t _{PHZ}	tpLZ
ŌĒŸ	Y _{0 - 15}	22	22	22	22
OET	T ₁₋₄	25	25	25	25

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time		
CP	20	30		
DLE	-	15		
IEN	22	-		

D. Setup and Hold Times (nsec)

Input	With Respect to		o-LOW ition Hold		-to-HIGH nsition Hold	Co	mment
i ₀₋₄ (RAM ADDR) CP		(t _{s1}) 24	(t _{h1}) 0	-	-	Single ADDR (Source)	
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 5	-	-	(t _{h7}) 2	Two ADD (Destinati	
10-15 (DATA)	CP	-	-	(t _{s8}) 65	(t _{h8}) 0		
10-15 (INSTR)	CP	(t _{s3}) 38	(t _{h3}) 17	(t _{s9}) 65	(t _{h9}) 2		
IEN HIGH	CP	(t _{s4}) 10	-	-	(t _{h10}) 2	Disable	
IEN LOW	СР	- (t _{s5}) 20	- (t _{h5}) 1	(t _{s11}) 22 -	(t _{h11}) 1** –	Enable	Immediate first cycle
SRE	СР	-	-	(t _{s12}) 17	(t _{h12}) 0		
Y	CP	-	-	(t _{s13}) 44	(t _{h13}) 0		
Y	DLE	(t _{s6}) 10	(t _{h6}) 6	-			
DLE	СР	-	-	(t _{s14}) 45	(t _{h14}) 0		

** Status register and accumulator destination only.

Am29C116-1

A. Combinational Delays (nsec)

	Outputs						
Input	Y0-15	СТ					
I _{0 - 4} (ADDR)	65	73	-				
l _{0 - 15} (DATA)	65	73	-				
I _{0 - 15} (INSTR)	65	73	30				
DLE	55*	55	-				
T1-4	-	-	27				
CP	60	66	37				
Y0 - 15	53*	53	-				
IÊN	-	-	25				

 Y_{0-15} must be stored in the Data Latch and its source disabled before the delay to Y_{0-15} as an output can be measured. Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \text{ pF}$, 0.5-V Change on Outputs)

		Enable		Dis	able
From Input	To Output	^t PZH	tpzL	tpHZ	tpLZ
ŌĒy	Y0 - 15	22	22	22	22
OET	T ₁₋₄	22	22	22	22

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	30
DLE	-	15
IEN	20	-

D. Setup and Hold Times (nsec)

Input	Input With Respect to 4 (RAM ADDR) CP		HIGH-to-LOW Transition Input With Respect to Setup Hold		LOW-to-HIGH Transition Setup Hold			Comment			
I ₀₋₄ (RAM ADDR)			_{s1}) 13		1) 0	-	- F	-		Single AE (Source)	DR
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 5			-	-		(t _{h7})	0	Two ADD (Destination	
1 ₀₋₁₅ (DATA)	CP		-		_	(t _{s8})	60	(t _{h8})	0		
10-15 (INSTR)	CP	(t,	₃ 3) 24	(t _h 3) 12	(t _{s9})	60	(t _{h9})	0		
IEN HIGH	CP	(1	s4) 5		-	-		(ֆոլզ) 2	Disable	
IEN LOW	СР	-	(t _{s5}) 5	-	(t _{h5}) 1	(t _{s11}) 10	-	(t _{h11}) 1**	-	Enable	Immediate first cycle
SRE	CP	-	-		-	(t _{s12})	12	(t _{h12}) 0		
Y	CP		-		-	(t _{s13})	42	(t _{h13}) 0		
Y	DLE	(1	i _{s6}) 6	(t _h	6) 5	-		-			
DLE	CP		-		-	(t _{s14})	43	(t _{h14}) 0		

** Status register and accumulator destination only.

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

Am29C116-2

A. Combinational Delays (nsec)

	Outputs					
Input	Y0-15	T ₁₋₄	СТ			
10-4 (ADDR)	57	60	-			
I0-15 (DATA)	57	60	-			
10-15 (INSTR)	57	60	25			
DLE	45*	45	-			
T ₁₋₄	-	-	25			
CP	50	55	29			
Y0 - 15	45*	45	-			
IEN	-	-	25			

 Y_{0-15} must be stored in the Data Latch and its source disabled before the delay to Y_{0-15} as an output can be measured

output can be measured. *Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \text{ pF}$, 0.5-V Change on Outputs)

		Enable		Dis	able
From Input	To Output	tpzh	tpzL	tpHZ	tPLZ
ŌĒŸ	Y _{0 - 15}	22	22	22	22
OET	T ₁₋₄	22	22	22	22

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	30
DLE	-	15
IEN	20	-

D. Setup and Hold Times (nsec)

Input	With Respect to		to-LOW sition Hold		to-HIGH nsition Hold	Comment				
I0-4 (RAM ADDR)	(RAM ADDR) CP		(RAM ADDR) CP	RAM ADDR) CP		(t _{h1}) 0	-	-	Single ADDR (Source)	
I0-4 (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 5	_	-	(t _{h7}) 0	Two ADDR (Destination)				
I _{0 - 15} (DATA)	CP	-	-	(t _{s8}) 50	(t _{h8}) 0					
I0 - 15 (INSTR)	CP	(t _{s3}) 22	(t _{h3}) 10	(t _{s9}) 50	(t _{h9}) 0					
IEN HIGH	CP	(t _{s4}) 5	-	-	(t _{h10}) 2	Disable				
ÎÊN LOW	СР	- (t _{s5}) 5	- (t _{h5}) 1	(t _{s11}) 10	(t _{h11}) 1** –	Enable Immediate				
SRE	CP	-	-	(t _{s12}) 12	(t _{h12}) 0					
Y	CP	-	_	(t _{s13}) 39	(t _{h13}) 0					
Υ	DLE	(t _{s6}) 6	(t _{h6}) 5	-	-					
DLE	CP	-	+	(t _{s14}) 43	(t _{h14}) 0					

** Status register and accumulator destination only.

SWITCHING CHARACTERISTICS over **MILITARY** operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) ($T_A = -55$ to $+125^{\circ}$ C, $V_{CC} = 4.5$ to 5.5 V, $C_L = 50$ pF).

Am29C116

A. Combinational Delays (nsec)

	Outputs						
Input	Y0 - 15	T1-4	СТ				
I ₀₋₄ (ADDR)	100	103	-				
l _{0 – 15} (DATA)	100	103	-				
10-15 (INSTR)	100	103	50				
DLE	68*†	70	-				
T1-4		-	46				
CP	76	83	48				
Y0-15	70*†	72	-				
IEN	-	-	50				

 Y_{0-15} must be stored in the Data Latch and its source disabled before the delay to Y_{0-15} as an output can be measured.

*Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \text{ pF}$, 0.5-V Change on Outputs)

		Enable		Dis	able
From Input	To Output	tpzh	tpzl	tphz	t _{PLZ}
ŌĒŸ	Y ₀₋₁₅	25	25	25	25
OET	T1-4	30	30	30	30

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	33	50
DLE	-	20
ĨĒŇ	33	-

D. Setup and Hold Times (nsec)

		HIGH-te Trans	ition	LOW-to-HIGH Transition			
Input	With Respect to	Setup	Hold	Setup	Hold	Comment	
I0-4 (RAM ADDR)	-4 (RAM ADDR) CP		s1) 24 (t _{h1}) 1		-	Single ADDR (Source)	
I0-4 (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 10			(t _{h7}) 3	Two ADDR (Destination)	
0-15 (DATA)	CP	-	_	(t _{s8}) 78	(t _{h8}) 3		
10-15 (INSTR)	CP	(t _{s3}) 57	(t _{h3}) 17	(t _{s9}) 78 (t _{h9}) 3			
IEN HIGH	CP	(t _{s4}) 10 -		-	(t _{h10}) 2	Disable	
IEN LOW	СР	- (t _{s5}) 20	- (t _{h5}) 3	(t _{s11}) 28 –	(t _{h11}) 3** –	Enable Immediate first cycle	
SRE	CP	-	-	(t _{s12}) 19	(t _{h12}) 1		
Y	CP	-	-	(t _{s13}) 53	(t _{h13}) 2		
Y	DLE	(t _{s6}) 11	(t _{h6}) 7	-	-		
DLE	CP	-	-	(t _{s14}) 54	(t _{h14}) 0		

**Status register and accumulator destination only.

† Not included in Group A tests.

37

Am29C116-1

A. Combinational Delays (nsec)

	Outputs						
Input	Y0 - 15	T ₁₋₄	СТ				
I0-4 (ADDR)	75	75	-				
lo - 15 (DATA)	75	75	-				
I0-15 (INSTR)	75	75	29				
DLE	62*†	62	-				
T ₁₋₄	-	-	29				
CP	67	75	39				
Y _{0 - 15}	60*†	60	-				
IEN	-	-	29				

 $Y_{0\,-\,15}$ must be stored in the Data Latch and its source disabled before the delay to $Y_{0\,-\,15}$ as an output can be measured. Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (Disable: $C_L = 5 pF$, 0.5-V Change on Outputs)

		Ena	able	Disable		
From Input	To Output	tpzh	t _{PZL}	t _{PHZ}	tplz	
ÕĒY	Y _{0 - 15}	25	25	20	20	
OET	T1-4	25	25	16	16	

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	25	15
DLE	-	15
IEN	15	_

D. Setup and Hold Times (nsec)

Input With Respect			-to-LOW nsition Hold		-to-HIGH Insition Hold	Comment Single ADDR (Source)	
I ₀₋₄ (RAM ADDR)	СР	(t _{s1}) 12 (t _{h1}) 1		-	-		
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 7	-	-	(t _{h7}) 0	Two ADDR (Destination)	
I _{0 - 15} (DATA)	CP	-	-	(t _{s8}) 65	(t _{h8}) 0		
1 _{0 - 15} (INSTR)	CP	(t _{s3}) 27	(t _{h3}) 12	(t _{s9}) 65	(t _{h9}) 2		
IEN HIGH	CP	(t _{s4}) 5 –		-	(t _{h10}) 2	Disable	
IEN LOW	СР	- (t _{s5}) 7	- (t _{h5}) 3	(t _{s11}) 12 -	(t _{h11}) 3** –	Enable Immediate	
SRE	CP	-	-	(t _{s12}) 12	(t _{h12}) 1		
Y	CP	-	-	(t _{s13}) 53	(t _{h13}) 0		
Y	DLE	(t _{s6}) 7	(t _{h6}) 3	-	- 1		
DLE	CP	-		(t _{s14}) 54	(t _{h14}) 0		

**Status register and accumulator destination only.

† Not included in Group A tests.

Am29C116-2

A. Combinational Delays (nsec)

	Outputs						
Input	Y0 - 15	T1-4	СТ				
I0-4 (ADDR)	65	65	-				
10-15 (DATA)	65	65	-				
l0 - 15 (INSTR)	65	65	26				
DLE	52*†	52	-				
T ₁₋₄	-	-	26				
CP	57	65	33				
Y0 - 15	52*†	52	-				
IEN	-	-	26				

 $Y_{0\,-\,15}$ must be stored in the Data Latch and its source disabled before the delay to $Y_{0\,-\,15}$ as an output can be measured. *Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \text{ pF}$, 0.5-V Change on Outputs)

		Enable		Dis	able
From Input	To Output	t _{PZH}	tpzL	tphz	t _{PLZ}
OE Y	Y ₀₋₁₅	22	22	18	18
OET	T ₁₋₄	22	22	15	15

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	15
DLE	-	15
IEN	15	-

D. Setup and Hold Times (nsec)

	1		Trans	l-to-LOW Insition Hold		LOW-to-HIGH Transition Setup Hold			r.		
Input	With Respect to	Setup						Hol	d	Comment	
I0-4 (RAM ADDR)	СР	(t _{s1}) 12		(t _{h1}	i) 1	-		-		Single Al (Source)	DDR
I0-4 (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 7			-	-		(t _{h7})	0	Two ADDR (Destination)	
I0 - 15 (DATA)	CP	-		(t _{s8}) 56		(t _{h8})	0		_		
10-15 (INSTR)	CP	(t _{s3}) 25		(t _{h3}) 12		(t _{s9}) 56		(t _{h9}) 2			
IEN HIGH	CP	(t	s4) 5	-		-		(t _{h10}) 2		Disable	
IEN LOW	СР	-	(t _{s5}) 7	-	(t _{h5}) 3	(t _{s11}) 10	-	(t _{h11}) 3**	-	Enable	Immediate first cycle
SRE	CP		-		-	(t _{s12})	10	(t _{h12}) 1			
Y	CP		-		-	(t _{s13})	45	(t _{h13}) 0		
Y	DLE	(t	s6)7	(t _{hé}	₃) 3	-					
DLE	CP		-		_	(t _{s14})	46	(t _{h14}) 0		

**Status register and accumulator destination only.

† Not included in Group A tests.

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown in the data sheet.

- 1. Ensure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an output transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL} ≤ 0 V and V_{IH} ≥ 3.0 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements (I_{OH}, I_{OL}, for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing


The noise associated with automatic testing (due to the long inductive cables), and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at VIL Max. and VIH Min.

8. AC Testing


Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.


In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer




41







43



44






Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

PHYSICAL DIMENSIONS (Cont'd.)





ADVANCED MICRO DEVICES' NORTH AMERICAN SALES OFFICES

ALABAMA		KANSAS	(913) 451-3115 (301) 796-9310
CALIFORNIA,	· ·	MASSACHUSETTS	(617) 273-3970
Culver City		MINNESQTA	(612) 938-0001
Newport Beach	(714) 752-6262	MISSOURI	(913) 451-3115
San Diego	(619) 560-7030	NEW JERSEY	(201) 299-0002
San Jose	(408) 249-7766	NEW YORK,	
Santa Clara	(408) 727-3270	Liverpool	(315) 457-5400
Woodland Hills	(818) 992-4155	Poughkeepsie	(914) 471-8180
CANADA, Ontario.	(Woodbury	(516) 364-8020
Kanata	(613) 592-0060	NORTH CÁROLINA	(919) 878-8111
Willowdale	(416) 224-5193	ОНЮ	(614) 891-6455
COLORADO	(303) 741-2900	Columbus	(614) 891-6455
CONNECTICUT	(203) 264-7800	Davton	(513) 439-0470
FLORIDA.	(===;) === == == =	OREGON	(503) 245-0080
Clearwater	(813) 530-9971	PENNSYLVANIA.	(
Ft Lauderdale		Allentown	(215) 398-8006
Melbourne	(305) 729-0496	Willow Grove	(215) 657-3101
Orlando	(305) 859-0831	TEXAS.	(
GEORGIA		Austin	(512) 346-7830
ILLINOIS.	(,	Dallas	(214) 934-9099
Chicago	(312) 773-4422	Houston	(713) 785-9001
Naperville		WASHINGTON	(206) 455-3600
INDIANA		WISCONSIN	(414) 792-0590
	(, , , , , , , , , , , , , , , , , , , ,

ADVANCED MICRO DEVICES' INTERNATIONAL SALES OFFICES

BELGIUM.	
Bruxelles	FAX (02) 762 37 12
FRANCE.	TLX 61028
Paris	TEL (1) 49-75-10-10
	FAX (1) 49-75-10-13 TLX 263282
WEST GERMANY,	
Hannover area	TEL (05143) 50 55 FAX (05143) 55 53
	TLX 925287
München	TEL (089) 41 14-0 FAX (089) 406490
	TLX
Stuttgart	TEL (0711) 62 33 77
	FAX (0711) 625187 TLX 721882
HONG KONG,	
Kowloon	TEL 852-3-695377 FAX 852-123-4276
	TLX 504260AMDAPHX
ITALY, Milano	TEI (02) 3390541
	(02) 3533241 FAX (02) 3498000 TLX 315286
JAPAN,	
Kanagawa	TEL 462-47-2911 FAX 462-47-1729
Tokyo	
-	FAX (03) 342-5196 TLX J24064AMDTKOJ
Osaka	
	FAX 06-243-3253

LATIN AMERICA	FAX 82-2-784-8014
Ft. Lauderdale	TEL (305) 484-8600 FAX (305) 485-9736 TLX 5109554261 AMDFTL
NORWAY, Hovik	TEL
SINGAPORE	TEL
SWEDEN, Stockholm	TEL
TAIWAN	TLX
UNITED KINGDOM, Manchester area	TEL (0925) 828008 FAX (0925) 827693 TLX
London area	TEL (04862) 22121 FAX (0483) 756196 TLX 859103

NORTH AMERICAN REPRESENTATIVES

CALIFORNIA
I ² INC OEM (408) 988-3400
DISTI (408) 498-6868
CANADA
Burnaby, B.C.
DAVETEK MARKETING (604) 430-3680
Calgary, Alberta
VÍTÉL ELECTRONICS (403) 278-5833
Kanata, Ontario
VITEL ELECTRONICS (613) 592-0090
Mississauga, Ontario
VITAL ELECTRONICS (416) 676-9720
Quebec
VITEL ELECTRONICS (514) 636-5951
IDAHO
INTERMOUNTAIN TECH MKGT (208) 888-6071
INDIANA
ELECTRONIC MARKETING
CONSULTANTS, INC
IOWA
LORENZ SALES
KANSAS
LORENZ SALES (913) 384-6556

KENTUCKY	
ELECTRONIC MARKETING	
CONSULTANTS, INC.	(317) 253-1668
MICHIGAN	(040) 750 4000
SAI MARKETING CORP	(313) 750-1922
	(314) 997-4558
NEBRASKA	(014) 337-4330
LORENZ SALES	(402) 475-4660
NEW MEXICO	(
THORSON DESERT STATES	(505) 293-8555
NEW YORK	
NYCOM, INC	(315) 437-8343
OHIO	
Centerville	(540) 400 0770
DOLFUSS ROOT & CO	(513) 433-6776
DOLFUSS ROOT & CO	(614) 885-4844
Strongsville	(014) 003-4044
DOLFUSS ROOT & CO	(216) 238-0300
PENNSYLVANIA	(2.10) 200 0000
DOLFUSS ROOT & CO	(412) 221-4420
UTAH	
R ² MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

 ADVANCED MICRO DEVICES 901 Thompson PI, PO. Box 3453, Sunnyvale, CA 94088, USA

 TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450

 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323

 Printed in U.S.A.

© 1988 Advanced Micro Devices, Inc. AIS-WCP-12M-03/88-0

008598 🗹 _ R