# UNISONIC TECHNOLOGIES CO., LTD

# **UIC811**

# LINEAR INTEGRATED CIRCUIT

# MICROPROCESSOR RESET **CIRCUITS**

#### DESCRIPTION

The UTC UIC811 series are resetting circuits which can monitor power supplies especially in microprocessor based systems.

In normal operation, the UTC UIC811 series can assert a reset under any of the following situation: the power supply drops below a designated reset threshold level (which is available for 3V or 3.3V or 5V system) or MR is forced low.

There is an internal active low RESET output which has already been guaranteed to remain asserted for at 140ms least while V<sub>CC</sub> rises above the designed threshold level.


#### **FEATURES**


- \* Voltage monitor for 3V or 3.3V or 5V power supplies
- \* Valid RESET remains with V<sub>CC</sub> as low as 1V
- \* Typical supply current: 5µA
- \* Fixed140ms minimum reset pulse width
- \* With Manual reset input
- \* Halogen Free

#### ORDERING INFORMATION

Ordering Number	Package	Packing
UIC811G-x-AD4-R	SOT-143	Tape Reel

Note: x: Output Voltage, refer to Marking Information.






### MARKING INFORMATION

PACKAGE	VOLTAGE CODE	MARKING
SOT-143	A: 2.63V B: 2.93V C: 3.08V D: 4.00V E: 4.38V F: 5.00V	Voltage Code UXG


### **■ PIN CONFIGURATION**




# ■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	GND	Ground
2	RESET	This pin will fall low after the $V_{CC}$ 's falling below the reset threshold voltage and it also can remain asserted for at least 140ms min after $V_{CC}$ 's rising upon the reset threshold.
3	MR	Input of manual reset. A reset can be forced by a logic low on $\overline{MR}$ . As the $\overline{MR}$ is held low, the reset will remain asserted, and until the $\overline{MR}$ rise high, the reset will remain140ms min at least. When it is float that means it is unused.
4	Vcc	Input of power supply.

# **■ BLOCK DIAGRAM**



# **■ FUNCTIONAL DIAGRAM**



Reset Timing Diagram

### ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Input Voltage	V <sub>cc</sub>	-0.3~+6.0	V
Input Current (VCC, MR)	I <sub>IN</sub>	20	mA
Output Current (RESET)	I <sub>OUT</sub>	20	mA
Rate of Rise	V <sub>CC(RR)</sub>	100	V/µs
Power Dissipation (T <sub>a</sub> =+70°C)	$P_D$	320	mW
Operating Temperature	T <sub>OPR</sub>	-40~+85	°C
Storage Temperature	T <sub>STG</sub>	-65~+150	°C

Note: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### **■ ELECTRICAL CHARACTERISTICS**

UIC811-A (2.63V) (V<sub>CC</sub> =3V, T<sub>a</sub> = 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range	$V_{CC}$	T <sub>a</sub> =-40~+85°C	1		6	V
Supply Current	Icc	V <sub>CC</sub> =3.0V, no load		5	10	μΑ
Reset Voltage Threshold	$V_{TH}$		2.55	2.63	2.70	V
Reset Timeout Period	t <sub>RST</sub>		140	240	560	ms
	$V_{OH}$	I <sub>SOURCE</sub> =500µA	2.4			V
Reset Output Voltage	Va	$V_{CC} = V_{TH} \text{ min, } I_{SINK} = 1.2\text{mA}$			0.3	V
-		$V_{CC} > 1V$ , $I_{SINK} = 50\mu A$ , $T_a = -40 \sim +85 ° C$			0.3	V
MD Janut Thankald	$V_{IH}$		2.1			V
MR Input Threshold	$V_{IL}$				0.75	V
MR Minimum Pulse Width			10			μS
MR to Reset Delay				0.5		μS
MR Pull-Up Resistance			10	20	30	kΩ
MR Glitch Immunity				100		ns

**UIC811-B (2.93V)** (V<sub>CC</sub> =3.3V, T<sub>a</sub>= 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range	Vcc	T <sub>a</sub> =-40~+85°C	1		6	V
Supply Current	Icc	V <sub>CC</sub> =3.3V, no load		5	10	μΑ
Reset Voltage Threshold	$V_{TH}$		2.85	2.93	3.00	V
Reset Timeout Period	t <sub>RST</sub>		140	240	560	ms
	$V_{OH}$	I <sub>SOURCE</sub> =500µA	2.64			V
Reset Output Voltage	\/	$V_{CC} = V_{TH} \text{ min, } I_{SINK} = 1.2\text{mA}$			0.3	V
	$V_{OL}$	$V_{CC} > 1V$ , $I_{SINK} = 50\mu A$ , $T_a = -40 \sim +85 ° C$			0.3	V
MD langet Three held	$V_{IH}$		2.31			V
MR Input Threshold	$V_{IL}$				0.825	V
MR Minimum Pulse Width			10			μS
MR to Reset Delay				0.5		μS
MR Pull-Up Resistance			10	20	30	kΩ
MR Glitch Immunity				100		ns

<sup>2.</sup> The device is not guaranteed to function outside its operating rating.

# ■ ELECTRICAL CHARACTERISTICS(Cont.)

**UIC811-C (3.08V)** ( $V_{CC}$  =3.3V,  $T_a$ = 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range	$V_{CC}$	T <sub>a</sub> =-40~+85°C	1		6	V
Supply Current	Icc	V <sub>CC</sub> =3.3V, no load		5	10	μΑ
Reset Voltage Threshold	$V_{TH}$		3.00	3.08	3.15	V
Reset Timeout Period	t <sub>RST</sub>		140	240	560	ms
	$V_{OH}$	I <sub>SOURCE</sub> =500µA	2.64			V
Reset Output Voltage	\/	$V_{CC} = V_{TH} \text{ min, } I_{SINK} = 1.2\text{mA}$			0.3	V
	V <sub>OL</sub>	$V_{CC}>1V$ , $I_{SINK}=50\mu A$ , $T_a=-40\sim+85^{\circ} C$			0.3	V
MD Innut Threehold	$V_{IH}$		2.31			V
MR Input Threshold	$V_{IL}$				0.825	V
MR Minimum Pulse Width			10			μS
MR to Reset Delay				0.5		μS
MR Pull-Up Resistance			10	20	30	kΩ
MR Glitch Immunity				100		ns

**UIC811-D (4.00V)** ( $V_{CC}$  =5V,  $T_a$ = 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range	V <sub>CC</sub>	T <sub>a</sub> =-40~+85°C	1		6	V
Supply Current	Icc	V <sub>CC</sub> =5.0V, no load		5	15	μΑ
Reset Voltage Threshold	$V_{TH}$		3.89	4.00	4.10	V
Reset Timeout Period	t <sub>RST</sub>		140	240	560	ms
	$V_{OH}$	I <sub>SOURCE</sub> =800µA	3.5			V
Reset Output Voltage		$V_{CC} = V_{TH} \text{ min, } I_{SINK} = 3.2 \text{mA}$			0.4	V
		$V_{CC} > 1V$ , $I_{SINK} = 50\mu A$ , $T_a = -40 \sim +85 ° C$			0.3	V
MD Imput Threehold	$V_{IH}$		2.3			V
MR Input Threshold	$V_{IL}$				0.8	V
MR Minimum Pulse Width			10			μS
MR to Reset Delay				0.5		μS
MR Pull-Up Resistance			10	20	30	kΩ
MR Glitch Immunity				100		ns

**UIC811-E (4.38V)** ( $V_{CC}$  =5V,  $T_a$ = 25°C, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range	V <sub>CC</sub>	T <sub>a</sub> =-40~+85°C	1		6	V
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> =5.0V, no load		5	15	μA
Reset Voltage Threshold	$V_{TH}$		4.25	4.38	4.50	V
Reset Timeout Period	t <sub>RST</sub>		140	240	560	ms
	$V_{OH}$	I <sub>SOURCE</sub> =800μA	3.5			V
Reset Output Voltage	\/	$V_{CC} = V_{TH} \text{ min, } I_{SINK} = 3.2 \text{mA}$			0.4	V
	$V_{OL}$	$V_{CC}>1V$ , $I_{SINK}=50\mu A$ , $T_a=-40~+85$ °C			0.3	V
MD land Theorem	$V_{IH}$		2.3			V
MR Input Threshold	$V_{IL}$				0.8	V
MR Minimum Pulse Width			10			μS
MR to Reset Delay				0.5		μS
MR Pull-Up Resistance			10	20	30	kΩ
MR Glitch Immunity				100		ns

# ■ ELECTRICAL CHARACTERISTICS(Cont.)

**UIC811-F (5.0V)** (V<sub>CC</sub> =5.5V,  $T_a$ = 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range	$V_{CC}$	T <sub>a</sub> =-40~+85°C	1		6	V
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> =5.0V, no load			25	μΑ
Reset Voltage Threshold	$V_{TH}$		4.85	5	5.15	V
Reset Timeout Period	t <sub>RST</sub>		140	240	560	ms
	$V_{OH}$	I <sub>SOURCE</sub> =800µA	4.55			V
Reset Output Voltage	V <sub>OL</sub>	$V_{CC} = V_{TH} \text{ min, } I_{SINK} = 3.2 \text{mA}$			0.4	V
	<b>V</b> OL	$V_{CC}>1V$ , $I_{SINK}=50\mu A$ , $T_a=-40\sim+85^{\circ}C$			0.3	V
MD land Thankald	$V_{IH}$		2.45			V
MR Input Threshold	$V_{IL}$				0.8	V
MR Minimum Pulse Width			10			μS
MR to Reset Delay				0.5		μS
MR Pull-Up Resistance			10	20	30	kΩ
MR Glitch Immunity				100		ns

#### **■ TYPICAL APPLICATION CIRCUIT**



#### ■ APPLICATION INFORMATION

#### **Microprocessor Reset**

As soon as  $V_{CC}$  falls below the reset threshold voltage, the  $\overline{RESET}$  pin is asserted. But the  $\overline{RESET}$  pin can keep asserted for a period of 140ms after  $V_{CC}$  rose above the reset threshold voltage. After a power failure the reset operation can keep the processor being reset and powers up properly.

#### Vcc Transients


The UTC **UIC811** series won't cause a reset typically as this situation: a negative-going transient 125mV below the reset threshold with a duration of 20µs or less.

## Interfacing to Bidirectional Reset Pins


Connecting a  $4.7k\Omega$  resistor in series with the UTC **UIC811** series output and the  $\mu$ P reset pin can make the UTC **UIC811** series interface with  $\mu$ Ps with bidirectional reset pins.


## **RESET** Valid at Low Voltage


As the figure below, adding a resistor which is recommended  $100k\Omega$  can ensure the  $\overline{\text{RESET}}$  output remains low with  $V_{CC}$  down to 0V. The size of the resistor should be not too large which will load the output excessively and not too small which can pull-down any stray leakage currents.



#### **■ TYPICAL CHARACTERISTICS**







UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

