# Low-Voltage 16-Bit Transceiver with Bus Hold 1.8/2.5/3.3 V

(3-State, Non-Inverting)

The 74ALVCH16245 is an advanced performance, non-inverting 16-bit transceiver. It is designed for very high-speed, very low-power operation in 1.8 V, 2.5 V or 3.3 V systems.

The 74ALVCH16245 is designed with byte control. It can be operated as two separate octals, or with the controls tied together, as a 16-bit wide function. The Transmit/Receive (T/Rn) inputs determine the direction of data flow through the bi-directional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable inputs (OEn), when HIGH, disable both A and B ports by placing them in a HIGH Z condition. The data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating inputs at a valid logic state.

• Designed for Low Voltage Operation:  $V_{CC} = 1.65 - 3.6 \text{ V}$ 

• 3.6 V Tolerant Inputs and Outputs

• High Speed Operation: 2.5 ns max for 3.0 to 3.6 V

3.0 ns max for 2.3 to 2.7 V 6.0 ns max for 1.65 to 1.95 V

• Static Drive: ±24 mA Drive at 3.0 V

±18 mA Drive at 2.3 V ±6 mA Drive at 1.65 V

- Supports Live Insertion and Withdrawal
- Includes Active Bushold to Hold Unused or Floating Inputs at a Valid Logic State
- IOFF Specification Guarantees High Impedance When  $V_{CC} = 0 \text{ V}^{\dagger}$
- Near Zero Static Supply Current in All Three Logic States (20 μA)
   Substantially Reduces System Power Requirements
- Latchup Performance Exceeds ±250 mA @ 125°C
- ESD Performance: Human Body Model >2000 V;
  - Machine Model >200 V
- Second Source to Industry Standard 74ALVCH16245


†To ensure the outputs activate in the 3–state condition, the output enable pins should be connected to  $V_{CC}$  through a pull–up resistor. The value of the resistor is determined by the current sinking capability of the output connected to the  $\overline{OE}$  pin.




## ON Semiconductor™

http://onsemi.com

#### **MARKING DIAGRAM**



TSSOP-48 DT SUFFIX CASE 1201



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

#### **ORDERING INFORMATION**

Device	Pa	ckage	Shipping
74ALVCH16245D	T TS	SSOP	39 Units/Rail
74ALVCH16245D	TR TS	SSOP	2500/Tape & Reel




Figure 1. 48-Lead Pinout (Top View)

## **PIN NAMES**

Pins	Function
OEn	Output Enable Inputs
T/Rn	Transmit/Receive Inputs
A0–A15	Side A Inputs or 3–State Outputs
B0–B15	Side B Inputs or 3–State Outputs




Figure 2. Logic Diagram




Figure 3. IEC Logic Diagram

Inp	uts	Outputo	Inp	outs	Outpute
OE1	T/R1	Outputs	OE2	T/R2	Outputs
L	L	Bus B0:7 Data to Bus A0:7	L	L	Bus B8:15 Data to Bus A8:15
L	Н	Bus A0:7 Data to Bus B0:7	L	Н	Bus A8:15 Data to Bus B8:15
Н	Х	High Z State on A0:7, B0:7	Н	Х	High Z State on A8:15, B8:15

H = High Voltage Level; L = Low Voltage Level; X = High or Low Voltage Level and Transitions Are Acceptable

## MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage	-0.5 to +4.6	V
VI	DC Input Voltage	-0.5 to +4.6	V
VO	DC Output Voltage	-0.5 to +4.6	V
lik	DC Input Diode Current V <sub>I</sub> < GNE	-50	mA
lok	DC Output Diode Current V <sub>O</sub> < GNE	-50	mA
IO	DC Output Sink Current	±50	mA
ICC	DC Supply Current per Supply Pin	±100	mA
IGND	DC Ground Current per Ground Pin	±100	mA
TSTG	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+150	°C
θJΑ	Thermal Resistance (Note 2)	90	°C/W
MSL	Moisture Sensitivity	Level 1	
FR	Flammability Rating Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
VESD	ESD Withstand Voltage  Human Body Model (Note 3  Machine Model (Note 4  Charged Device Model (Note 5	>200	V
LATCH-UP	Latch–Up Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 6	± 250	mA

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

- 1. IO absolute maximum rating must be observed.
- 2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to EIA/JESD22-A115-A.
- 5. Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Min Max				
VCC	Supply Voltage	2.3 1.5	3.6 3.6	V				
VI	Input Voltage	(Note 7)	0	3.6	V			
VO	Output Voltage	ge (HIGH or LOW State)						
TA	Operating Free–Air Temperature		-40	+85	°C			
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 10 5	ns/V			

7. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

## DC ELECTRICAL CHARACTERISTICS

			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	Condition	Min	Max	Unit
$V_{IH}$	HIGH Level Input Voltage	$1.65 \text{ V} \le \text{V}_{CC} < 2.3 \text{ V}$	0.65 × V <sub>CC</sub>		V
	(Note 8)	$2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	1.7		
		$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}$	2.0		
V <sub>IL</sub>	LOW Level Input Voltage	$1.65 \text{ V} \le \text{V}_{CC} < 2.3 \text{ V}$		0.35 × V <sub>CC</sub>	٧
	(Note 8)	$2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$		0.7	
		$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}$		0.8	
Vон	HIGH Level Output Voltage	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> - 0.2		٧
		$V_{CC} = 1.65 \text{ V; } I_{OH} = -4 \text{ mA}$	1.20		
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -6 \text{ mA}$	2.0		
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -12 \text{ mA}$	1.7		
		$V_{CC} = 2.7 \text{ V; } I_{OH} = -12 \text{ mA}$	2.2		
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -12 \text{ mA}$	2.4		
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -24 \text{ mA}$	2.0		
VOL	LOW Level Output Voltage	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$		0.2	٧
		V <sub>CC</sub> = 1.65 V; I <sub>OL</sub> = 4 mA		0.45	
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 6 mA		0.4	
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 12 mA		0.7	
		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 24 mA		0.55	
VOL	LOW Level Output Voltage	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 0 to 3.6 V		±500	μΑ
lį	Input Leakage Current	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le \text{V}_{I} \le 3.6 \text{ V}$		±5.0	μΑ
I(HOLD)	Minimum Bus-hold Input	V <sub>CC</sub> = 3.0 V, V <sub>IN</sub> = 0.8 V	75		μΑ
	Current	V <sub>CC</sub> = 3.0 V, V <sub>IN</sub> = 2.0 V	-75		
		V <sub>CC</sub> = 2.3 V, V <sub>IN</sub> = 0.7 V	45		
		$V_{CC} = 2.3 \text{ V}, V_{IN} = 1.7 \text{ V}$	<b>-45</b>		
		V <sub>CC</sub> = 1.65 V, V <sub>IN</sub> = 0.58 V	25		
		V <sub>CC</sub> = 1.65 V, V <sub>IN</sub> = 1.07 V	- 25		
loz	3-State Output Current	$1.65 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; 0 \text{ V} \leq \text{V}_{O} \leq 3.6 \text{ V}; \text{V}_{I} = \text{V}_{IH} \text{ or V}_{IL}$		±10	μΑ
loff	Power-Off Leakage Current	V <sub>CC</sub> = 0 V; V <sub>I</sub> or V <sub>O</sub> = 3.6 V		10	μΑ
Icc	Quiescent Supply Current	$1.65 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; \text{V}_{I} = \text{GND or V}_{CC}$		40	μΑ
	(Note 9)	$1.65 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; 3.6 \text{ V} \leq \text{V}_{J}, \text{V}_{O} \leq 3.6 \text{ V}$		±40	
Δlcc	Increase in I <sub>CC</sub> per Input	$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}; \text{V}_{IH} = \text{V}_{CC} - 0.6 \text{ V}$		750	μΑ

<sup>8.</sup> These values of V<sub>I</sub> are used to test DC electrical characteristics only.9. Outputs disabled or 3–state only.

**AC CHARACTERISTICS** (Note 10;  $t_R = t_F = 2.0 \text{ns}$ ;  $C_L = 30 \text{pF}$ ;  $R_L = 500 \Omega$ )


				Limits						
					$T_A = -40$	°C to +85°C	;			
			V <sub>CC</sub> = 3.0	V to 3.6 V	V <sub>CC</sub> = 2.3	V <sub>CC</sub> = 2.3 V to 2.7 V V <sub>CC</sub> = 1.65 V				
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Unit	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Input to Output	1	0.5 0.5	2.5 2.5	0.5 0.5	3.0 3.0	0.5 0.5	6.0 6.0	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to High and Low Level	2	0.5 0.5	3.8 3.8	0.5 0.5	4.9 4.9	0.5 0.5	9.3 9.3	ns	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time From High and Low Level	2	0.5 0.5	3.7 3.7	0.5 0.5	4.2 4.2	0.5 0.5	7.6 7.6	ns	
toshl toslh	Output-to-Output Skew (Note 11)			0.5 0.5		0.5 0.5		0.75 0.75	ns	

<sup>10.</sup> For  $C_L = 50$  pF, add approximately 300 ps to the AC maximum specification.

#### **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	Note 12	6	pF
COUT	Output Capacitance	Note 12	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Note 12, 10MHz	20	pF

 $12.V_{CC} = 1.8, 2.5 \text{ or } 3.3 \text{ V}; V_{I} = 0 \text{ V or } V_{CC}.$ 



## WAVEFORM 1 - PROPAGATION DELAYS

 $t_R$  =  $t_F$  = 2.0 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns




## **WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES**

 $t_{\mbox{\scriptsize R}}$  =  $t_{\mbox{\scriptsize F}}$  = 2.0 ns, 10% to 90%; f = 1 MHz;  $t_{\mbox{\scriptsize W}}$  = 500 ns

Figure 4. AC Waveforms

<sup>11.</sup> Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshl) or LOW-to-HIGH (toslh); parameter guaranteed by design.

		Vcc							
Symbol	3.3 V ±0.3 V	2.5 V ±0.2 V	1.8 V ±0.15 V						
VIH	2.7 V	VCC	Vcc						
٧m	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2						
V <sub>X</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.15 V						
Vy	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.15 V	V <sub>OH</sub> – 0.15 V						



TEST	SWITCH
<sup>t</sup> PLH, <sup>t</sup> PHL	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V at $V_{CC}$ = 3.3 ±0.3 V; $V_{CC}$ × 2 at $V_{CC}$ = 2.5 ±0.2 V; 1.8 V ±0.15 V
tPZH, tPHZ	GND

 $C_L$  = 50 pF for V<sub>CC</sub> = 3.0 ± 0.3 V  $R_L$  = 500  $\Omega$  or equivalent  $R_T$  = Z<sub>OUT</sub> of pulse generator (typically 50  $\Omega$ )

Figure 5. Test Circuit

## AC CHARACTERISTICS ( $t_R = t_F = 2.0 \text{ ns}$ ; $C_L = 50 \text{ pF}$ ; $R_L = 500 \Omega$ )

				Lim	nits		
				T <sub>A</sub> = -40°C	c to +85°C		1
			V <sub>CC</sub> = 3.0	V t o 3.6 V	V <sub>CC</sub> = 2.7 V		1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Input to Output	3	1.0 1.0	3.0 3.0		3.6 3.6	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to High and Low Level	4	1.0 1.0	4.4 4.4		5.4 5.4	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time From High and Low Level	4	1.0 1.0	4.1 4.1		4.6 4.6	ns
toshl toslh	Output-to-Output Skew (Note 13)			0.5 0.5		0.5 0.5	ns

<sup>13.</sup> Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH); parameter guaranteed by design.




Figure 6. Carrier Tape Specifications

#### **EMBOSSED CARRIER DIMENSIONS** (See Notes 14 and 15)

Tape Size	B <sub>1</sub> Max	D	D <sub>1</sub>	E	F	к	Р	P <sub>0</sub>	P <sub>2</sub>	R	Т	w
24mm	20.1mm (0.791")	1.5 + 0.1mm -0.0 (0.059 +0.004" -0.0)	1.5mm Min (0.060")	1.75 ±0.1 mm (0.069 ±0.004")	11.5 ±0.10 mm (0.453 ±0.004")	11.9 mm Max (0.468")	16.0 ±0.1 mm (0.63 ±0.004")	4.0 ±0.1 mm (0.157 ±0.004")	2.0 ±0.1 mm (0.079 ±0.004")	30 mm (1.18")	0.6 mm (0.024")	24.3 mm (0.957")

<sup>14.</sup> Metric Dimensions Govern-English are in parentheses for reference only.

<sup>15.</sup> A<sub>0</sub>, B<sub>0</sub>, and K<sub>0</sub> are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity.




Figure 7. Reel Dimensions

## **REEL DIMENSIONS**

Tape Size	A Max	G	t Max
24 mm	360 mm	24.4 mm + 2.0 mm, -0.0	30.4 mm
	(14.173")	(0.961" + 0.078", -0.00)	(1.197")




Figure 8. Reel Winding Direction




Figure 9. Tape Ends for Finished Goods




Figure 10. Reel Configuration






Figure 11. Package Footprint

#### **PACKAGE DIMENSIONS**

# **TSSOP DT SUFFIX**







- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  5. TERMINAL NUMBERS ARE SHOWN FOR
- MAIEHIAL CONDITION.

  5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  6. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.40	12.60	0.488	0.496
В	6.00	6.20	0.236	0.244
С		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.50 BSC		0.0197 BSC	
Н	0.37		0.015	
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.17	0.27	0.007	0.011
K1	0.17	0.23	0.007	0.009
L	7.95	8.25	0.313	0.325
М	0 °	8 °	0 °	8 0



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.