



# 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock

#### **Features**

- 25 ns and 45 ns access times
- Internally organized as 512 K × 8 (CY14B104K) or 256 K × 16 (CY14B104M)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap non-volatile elements is initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM is initiated by software or power-up
- High reliability
- Infinite read, write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20%, -10% operation
- Data integrity of Cypress nvSRAM combined with full-featured real time clock (RTC)


- Watchdog timer
- Clock alarm with programmable interrupts
- Capacitor or battery backup for RTC
- Industrial temperature
- 44-pin and 54-pin thin small outline package (TSOP) Type II
- Pb-free and restriction of hazardous substances (RoHS) compliant

## **Functional Description**

The Cypress CY14B104K and CY14B104M combines a 4-Mbit non-volatile static RAM (nvSRAM) with a full-featured RTC in a monolithic integrated circuit. The embedded non-volatile elements incorporate QuantumTrap technology producing the world's most reliable non-volatile memory. The SRAM is read and written infinite number of times, while independent non-volatile data resides in the non-volatile elements.

The RTC function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.





#### Notes

- Address  $A_0$ – $A_{18}$  for × 8 configuration and Address  $A_0$ – $A_{17}$  for × 16 configuration. <u>Data</u>  $DQ_0$ – $DQ_7$  for × 8 configuration and Data  $DQ_0$ – $DQ_{15}$  for × 16 configuration.

3. BHE and BLE are applicable for × 16 configuration only.





## **Contents**


Pin Definitions	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
Hardware STORE (HSB) Operation	5
Hardware RECALL (Power-Up)	5
Software STORE	5
Software RECALL	5
Preventing AutoStore	6
Data Protection	7
Noise Considerations	7
Real Time Clock Operation	7
nvTIME Operation	7
Clock Operations	7
Reading the Clock	7
Setting the Clock	7
Backup Power	7
Stopping and Starting the Oscillator	8
Calibrating the Clock	8
Alarm	8
Watchdog Timer	8
Power Monitor	9
Interrupts	9
Flags Register	10
Best Practices	15
Maximum Ratings	16

Operating Range	1t
DC Electrical Characteristics	
Data Retention and Endurance	17
Capacitance	17
Thermal Resistance	17
AC Test Loads	17
AC Test Conditions	17
RTC Characteristics	18
AC Switching Characteristics	19
SRAM Read Cycle	19
SRAM Write Cycle	19
AutoStore/Power-Up RECALL	22
Switching Waveforms	22
Software Controlled STORE and RECALL Cycle	23
Hardware STORE Cycle	24
Truth Table For SRAM Operations	25
Ordering Information	26
Ordering Code Definitions	26
Package Diagrams	27
Acronyms	29
Document Conventions	29
Units of Measure	29
Document History Page	30
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	35
Products	
PSoC Solutions	35



#### **Pinouts**

Figure 1. Pin Diagram - 44-pin and 54-pin TSOP II



#### **Pin Definitions**

Pin Name	I/O Type	Description
$A_0 - A_{18}$	Input	Address inputs. Used to select one of the 524,288 bytes of the nvSRAM for × 8 configuration.
$A_0 - A_{17}$		Address inputs. Used to select one of the 262,144 words of the nvSRAM for × 16 configuration.
$DQ_0 - DQ_7$	Input/Output	Bidirectional data I/O lines for × 8 configuration. Used as input or output lines depending on operation.
$DQ_0 - DQ_{15}$		Bidirectional data I/O lines for × 16 configuration. Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When selected LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌE	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> –DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ <sub>7</sub> –DQ <sub>0</sub> .
X <sub>out</sub>	Output	Crystal connection. Drives crystal on startup.
X <sub>in</sub>	Input	Crystal connection. For 32.768 kHz crystal.
V <sub>RTCcap</sub>	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V <sub>RTCbat</sub> is used.
V <sub>RTCbat</sub>	Power supply	Battery supplied backup RTC supply voltage. Left unconnected if V <sub>RTCcap</sub> is used.
INT	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).

#### Notes

- 4. Address expansion for 8-Mbit. NC pin not connected to die.
- 5. Address expansion for 16-Mbit. NC pin not connected to die.



#### Pin Definitions (continued)

Pin Name	I/O Type	Description
$V_{SS}$	Ground	Ground for the device. Must be connected to ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB		Hardware STORE Busy (HSB). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the <a href="chip">chip</a> it initiates a non-volatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>		AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to non-volatile elements.

### **Device Operation**

The CY14B104K/CY14B104M nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a non-volatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the non-volatile cell (the STORE operation), or from the non-volatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B104K/CY14B104M supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the non-volatile cells and up to 1 million STORE operations. See Truth Table For SRAM Operations on page 25 for a complete description of read and write modes.

#### SRAM Read

The CY14B104K/CY14B104M performs a read cycle when  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW, and  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-18}$  or  $A_{0-17}$  determines which of the 524,288 data bytes or 262,144 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### SRAM Write

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DO<sub>0–15</sub> are written into the memory if it is valid  $t_{SD}$  before the end of a  $\overline{\text{WE}}$  controlled write or before the end of an  $\overline{\text{CE}}$  controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. It is recommended that  $\overline{\text{OE}}$  be kept HIGH during the entire write\_cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{\text{WE}}$  goes LOW.

## AutoStore Operation

The CY14B104K/CY14B104M stores data to the nvSRAM using one of three storage operations. These three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B104K/CY14B104M.

During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2. AutoStore Mode




Figure 2 on page 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 16 for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the



chip. A pull-up should be placed on  $\overline{WE}$  to hold it inactive during power-up. This pull-up is effective only if the  $\overline{WE}$  signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the  $\overline{WE}$  held inactive until the MPU comes out of reset.

To reduce unnecessary non-volatile STOREs, AutoStore, and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

## Hardware STORE (HSB) Operation

The CY14B104K/CY14B104M provides the HSB pin to control and acknowledge the STORE operations. The HSB pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B104K/CY14B104M conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B104K/CY14B104M. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is <code>initiated</code>, the CY14B104K/CY14B104M continues to drive the  $\overline{\text{HSB}}$  pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, <code>the</code> <code>nvSRAM</code> memory access is <code>inhibited</code> for  $t_{\text{LZHSB}}$  time after  $\overline{\text{HSB}}$  pin returns HIGH. Leave the  $\overline{\text{HSB}}$  unconnected if it is not used.

## Hardware RECALL (Power-Up)

During power-up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on powerup, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

#### **Software STORE**

Data is transferred from the SRAM to the non-volatile memory by a software address sequence. The CY14B104K/CY14B104M Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous non-volatile data is first performed, followed by a program of the non-volatile elements. After a STORE cycle is initiate, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place. To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled.  $\overline{\text{HSB}}$  is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### **Software RECALL**

Data is transferred from the non-volatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the non-volatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the non-volatile elements.



Table 1. Mode Selection

CE	WE	OE	BHE, BLE <sup>[6]</sup>	A <sub>15</sub> -A <sub>0</sub> <sup>[7]</sup>	Mode	I/O	Power
Н	X	X	X	X	Not selected	Output High Z	Standby
L	Н	L	L	X	Read SRAM	Output data	Active
L	L	X	L	Х	Write SRAM	Input data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active <sup>[8]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active <sup>[8]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Non-volatile STORE	Output data Output data Output data Output data Output data Output data Output High Z	Active I <sub>CC2</sub> <sup>[8]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Non-volatile RECALL	Output data Output data Output data Output data Output data Output data Output High Z	Active <sup>[8]</sup>

## **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a

manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled.

#### Note<u>s</u>

- 6. BHE and BLE are applicable for × 16 configuration only.
- 7. While there are 19 address lines on the CY14B104K (18 address lines on the CY14B104M), only 13 address lines (A<sub>14</sub>–A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.
- 8. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a non-volatile cycle.



#### Data Protection

The CY14B104K/CY14B104M protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14B104K/CY14B104M is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

### **Noise Considerations**

Refer to CY application note AN1064.

## **Real Time Clock Operation**

### nvTIME Operation

The CY14B104K/CY14B104M offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B104K in the following sections. The same description applies to CY14B104M, except for the RTC register addresses. The RTC register addresses for CY14B104K range from 0x7FFF0 to 0x7FFFF, while those for CY14B104M range from 0x3FFF0 to 0x3FFFF. Refer to Table 3 on page 11 and Table 4 on page 12 for a detailed Register Map description.

#### Clock Operations

The clock registers maintain time up to 9,999 years in one second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time during a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

#### Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. The user must stop internal updates to the CY14B104K time keeping registers before reading clock data, to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

The updating process is stopped by writing a '1' to the read bit 'R' (in the flags register at 0x7FFF0), and does not restart until a '0' is written to the read bit. The RTC registers are then read while the internal clock continues to run. After a '0' is written to the read bit ('R'), all RTC registers are simultaneously updated within 20 ms.

#### **Setting the Clock**

Setting the write bit 'W' (in the flags register at 0x7FFF0) to a '1' stops updates to the time keeping registers and enables the time to be set. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in non-volatile registers and used in the calculation of the current time. Resetting the write bit to '0' transfers the values of timekeeping registers to the actual clock counters, after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

**Note** After 'W' bit is set to 0, values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in  $t_{\rm RTCp}$  time. These counter values must be saved to non-volatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after  $t_{\rm RTCp}$  time while writing into the RTC registers for the modifications to be correctly recorded.

#### **Backup Power**

The RTC in the CY14B104K is intended for permanently powered operation. The  $V_{RTCcap}$  or  $V_{RTCbat}$  pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power,  $V_{CC}$ , fails and drops below  $V_{SWITCH}$  the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the non-volatile elements when power was lost.

During backup operation, the CY14B104K consumes  $0.35~\mu A$  (Typical) at room temperature. The user must choose capacitor or battery values according to the application.

Backup time values based on maximum current specifications are shown in the following table. Nominal backup times are approximately two times longer.

Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B104K sources current only from the battery when the primary power is removed. However the battery is not recharged at any time by the CY14B104K. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.



#### Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x7FFF8 controls the enable and disable of the oscillator. This bit is non-volatile and is shipped to customers in the enabled (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply ( $V_{RTCcap}$  or  $V_{RTCbat}$ ) falls below their respective minimum level, the oscillator may fail. The CY14B104K has the ability to detect oscillator failure when system power is restored. This is recorded in the oscillator fail bit (OSCF) of the flags register at the address 0x7FFF0. When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for enabled status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag. Note that in addition to setting the OSCF flag bit, the time registers are reset to the "Base Time" (see Setting the Clock on page 7), which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have been set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the flags register at 0x7FFF0) to a '1' to enable writes to the Flag register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

#### Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of  $\pm 20$  ppm to  $\pm 35$  ppm. However, CY14B104K employs a calibration circuit that improves the accuracy to  $\pm 1/-2$  ppm at 25 °C. This implies an error of  $\pm 2.5$  seconds to  $\pm 3$  seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in calibration register at 0x7FFF8. The calibration bits occupy the five lower order bits in the calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or –2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once per minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every

125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the calibration register.

To determine the required calibration, the CAL bit in the flags register (0x7FFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the calibration register to offset this error.

**Note** Setting or changing the calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x7FFF0) to '1' to enable writes to the flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

#### Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x7FFF1–5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if alarm interrupt enable (AIE) bit is set.

There are four alarm match fields - date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x7FFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in flags register - 0x7FFF0) to '1' to enable writes to alarm registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

**Note** CY14B104K requires the alarm match bit for seconds (0x7FFF2–D7) to be set to '0' for proper operation of alarm flag and Interrupt.

#### Watchdog Timer

The watchdog timer is a free running down counter that uses the 32-Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x7FFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output.



You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5–D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5–D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the flags registers.

Oscillator

32,768 KHz

32 Hz

Counter

Compare

WDF

WDS

Watchdog

Register

Watchdog

Register

Figure 3. Watchdog Timer Block Diagram

#### **Power Monitor**

The CY14B104K provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low  $V_{CC}$  access. The power monitor is based on an internal band gap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$  threshold.

As described in the section AutoStore Operation on page 4, when  $V_{SWITCH}$  is reached as  $V_{CC}$  decays from power loss, a data STORE operation is initiated from SRAM to the non-volatile elements, securing the last SRAM data state. Power is also switched from  $V_{CC}$  to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after  $\rm V_{CC}$  is restored to the device (see AutoStore/Power-Up RECALL on page 22).

#### Interrupts

The CY14B104K has flags register, interrupt register, and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x7FFF6). In addition, each has an associated flag bit in the flags register (0x7FFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

**Note** CY14B104K generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for  $t_{\text{HRECALL}}$  duration after powerup.

#### Interrupt Register

Watchdog Interrupt Enable (WIE): When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

**Alarm Interrupt Enable (AIE)**: When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in flags register.

**Power Fail Interrupt Enable (PFE)**: When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

**High/Low (H/L)**: When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when  $V_{CC}$  is greater than  $V_{SWITCH}$ . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

**Pulse/Level (P/L)**: When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.


When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. Remember that all flags are cleared when the register is read. If the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, the flags register is not read during a reset.



### Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 8).

Figure 4. RTC Recommended Component Configuration




#### **Recommended Values**

 $Y_1 = 32.768 \text{ kHz } (12.5 \text{ pF})$   $C_1 = 12 \text{ pF}$  $C_2 = 69 \text{ pF}$ 

Note The recommended values for C1 and C2 include board trace capacitance.

Figure 5. Interrupt Block Diagram



WDF - Watchdog Timer Flag

WIE - Watchdog Interrupt

Enable

PF - Power Fail Flag

PFE - Power Fail Enable

AF - Alarm Flag

AIE - Alarm Interrupt Enable

P/L - Pulse Level

H/L - High/Low



Table 3. RTC Register Map [9]

Reg	ister	BCD Format Data <sup>[10]</sup>						Function/Range		
CY14B104K	CY14B104M	D7	D6	D5	D4	D3	D2	D1	D0	- Function/Kange
0x7FFFF	0x3FFFF		10s	years		Years			Years: 00-99	
0x7FFFE	0x3FFFE	0	0	0	10s months		Mor	nths		Months: 01–12
0x7FFFD	0x3FFFD	0	0	10s day	of month		Day of	month		Day of month: 01–31
0x7FFFC	0x3FFFC	0	0	0	0	0		Day of week		Day of week: 01–07
0x7FFFB	0x3FFFB	0	0	10s l	hours		Но	urs		Hours: 00-23
0x7FFFA	0x3FFFA	0		10s minutes			Minutes		Minutes: 00-59	
0x7FFF9	0x3FFF9	0		10s seconds Seconds				Seconds: 00-59		
0x7FFF8	0x3FFF8	OSCEN (0)	0	Cal sign (0)		Ca	alibration (0000	00)		Calibration values [11]
0x7FFF7	0x3FFF7	WDS (0)	WDW (0)		•	WDT (	000000)			Watchdog [11]
0x7FFF6	0x3FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts [11]
0x7FFF5	0x3FFF5	M (1)	0	10s ala	rm date		Alarn	n day		Alarm, day of month: 01–31
0x7FFF4	0x3FFF4	M (1)	0	10s alar	m hours		Alarm	hours		Alarm, hours: 00-23
0x7FFF3	0x3FFF3	M (1)	10	s alarm minut	larm minutes Alarm minutes			Alarm, minutes: 00-59		
0x7FFF2	0x3FFF2	M (1)	10	s alarm secon	econds Alarm, seconds			Alarm, seconds: 00–59		
0x7FFF1	0x3FFF1		10s Ce	enturies			Cent	uries		Centuries: 00–99
0x7FFF0	0x3FFF0	WDF	AF	PF	OSCF <sup>[12]</sup>	0	CAL (0)	W (0)	R (0)	Flags <sup>[11]</sup>

Document #: 001-07103 Rev. \*U Page 11 of 35

Upper byte D<sub>15</sub>–D<sub>8</sub> (CY14B104M) of RTC registers are reserved for future use.
 () designates values shipped from the factory.
 This is a binary value, not a BCD value.
 When user resets OSCF flag bit, the flags register will be updated after t<sub>RTCp</sub> time.



Table 4. Register Map Detail

	ister				Descr	intion				
CY14B104K	CY14B104M	Description								
07555	0x3FFFF	Time Keeping - Years								
0x7FFFF	UXSFFFF	D7	D6	D5	D4	D3	D2	D1	D0	
	I		109	s years			Y	ears		
		Contains t	he lower two	BCD digits o	f the year. Lo	wer nibble (f	our bits) con	tains the val	ue for year	
		upper nibb	ole (four bits)	contains the						
		range for	the register i	s 0–99.						
0x7FFFE	0x3FFFE				Time Keepi	ng - Months	3			
OXIII L	OXOTTI E	D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	0	10s month		Mo	onths	•	
		Contains t	he BCD digit	s of the month	n. Lower nibb	le (four bits)	contains the	lower digit a	and operate	
				ble (one bit) o	contains the	upper digit a	and operates	s from 0 to 1	. The rang	
	T	for the reg	ister is 1–12	2.						
0x7FFFD	0x3FFFD				Time Keep					
		D7	D6	D5	D4	D3	D2	D1	D0	
		0	0		of month			of month		
				ts for the date						
				9; upper nib					from 0 to	
	1	The range	ior the regi	ster is 1–31. l			ally adjuste	u ior.		
0x7FFFC	0x3FFFC				Time Kee					
		D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	0	0	0		Day of wee		
				s) contains a						
				ts from 1 to 7 y is not integi			ser must as	sign meanin	g to the d	
		value, bec	ause lile ua	y is not integr						
0x7FFFB	0x3FFFB	D7	DC DC	DE	Time Keep		D0	D4	D0	
		D7	D6	D5	D4	D3	D2	D1	D0	
		0	0		hours			ours		
				ue of hours in						
				n 0 to 9; uppe he register is		Dits) Contain	ns the uppe	i digit and of	Jerales III	
	1	0 10 2. 111	- Tango tor t		Time Keepir	na - Minutes	2			
0x7FFFA	0x3FFFA	D7	D6	D5	D4	D3	D2	D1	D0	
		0	- 50	10s minutes		- 50		nutes		
			ha DCD val			(form bita)				
				ue of minutes. ble (three bits						
				ster is 0–59.	o) comanic in	с арры пііі	iatoo aigit a	na operateo	110111 0 10	
					Time Keepin	a - Second	<u> </u>			
0x7FFF9	0x3FFF9	D7	D6	D5	D4	D3	D2	D1	D0	
		0		10s seconds				conds		
		_				1				
		Contains t	ha BCD valu	ia of cacanda	Lower nibbl	a (four hita)	contains the	lower digit o	ind anarate	
				ie of seconds ble (three bits)	. Lower nibbl					



Table 4. Register Map Detail (continued)

Register					Doscri	ntion					
CY14B104K	CY14B104M	Description									
0x7FFF8	0x3FFF8		Calibration/Control								
UX/FFFO	UXSFFF6	D7	D6	D5	D4	D3	D2	D1	D0		
	•	OSCEN	0	Calibration			Calibration		I.		
				sign							
OSC	CEN	Oscillator	enable. Whe	en set to '1', t	the oscillator	is stopped.	When set to	o '0', the os	cillator runs		
Calibrat	ion Sign				y or capaciton				tion (0) from		
Calibrat	ion Sign	the time-ba		alion aujusin	ient is applied	as an addit	.1011 (1) 10 01	as a subtrac	stion (o) noi		
Calib	ration			the calibratio	n of the clock	ζ.					
					WatchDo	g Timer					
0x7FFF7	0x3FFF7	D7	D6	D5	D4	D3	D2	D1	D0		
		WDS	WDW			WE	DT .				
WI	DS	Watchdog	strobe. Sett	ing this bit to	'1' reloads ar	nd restarts th	he watchdo	g timer. Sett	ing the bit to		
		'0' has no	effect. The b	oit is cleared	automatically						
				t always retu							
W	OVV				bit to 1 disal						
			(D5–D0). This allows the user to set the watchdog strobe bit without disturbing the timeout value. Setting this bit to 0 allows bits D5–D0 to be written to the watchdog register when the next write								
		cycle is complete. This function is explained in more detail in Watchdog Timer on page 8.									
WI	DT				vatchdog time						
			register. It represents a multiplier of the 32 Hz count (31.25 ms). The range of timeout value is								
			31.25 ms (a setting of '1') to 2 seconds (setting of 3 Fh). Setting the watchdog timer register to '0' disables the timer. These bits can be written only if the WDW bit was set to 0 on a previous cycle.								
		Interrupt Status/Control									
0x7FFF6	0x3FFF6	D7	D6	D5	D4	D3	D2	D1	D0		
		WIE	AIE	PFE	0	H/L	P/L	0	0		
W	ΙΕ	Watchdog interrupt enable. When set to '1' and a watchdog timeout occurs, the watchdog timer									
			INT pin and	the WDF flag	. When set to	o '0', the wat	chdog timed	out affects o	nly the WDF		
Δ.	·-	flag.  Alarm interrupt enable. When set to '1', the alarm match drives the INT pin and the AF flag. When									
А	ΙE						s the livi pi	n and the Al	- flag. vvner		
PF	F		set to '0', the alarm match only affects the AF flag.  Power fail enable. When set to '1', the power fail monitor drives the INT pin and the PF flag. When								
	_	set to '0', the power fail monitor affects only the PF flag.									
(	)	Reserved for future use									
Н	/L	High/Low. When set to '1', the INT pin is driven active HIGH. When set to '0,' the INT pin is open									
		drain, active LOW.									
P	/L				pin is driven a						
		for approximately 200 ms. When set to 0, the INT pin is driven to an active level (as set by H/L) until the flags register is read.									
	<u> </u>	Alarm - Day									
0x7FFF5	0x3FFF5	D7	D6	D5	D4	D3	D2	D1	D0		
	l	M	0		rm date			m date			
			•		e of the mont	h and the m			lect the date		
		value.	diariii vai	as ioi tile dat		and the m	20K DIL 10 3C		.cot the date		
	Л				e date value i		e alarm ma	tch. Setting	this bit to '1		
		causes the	e match circu	uit to ignore th	ne date value						



Table 4. Register Map Detail (continued)

Register  CY14B104K   CY14B104M		Description									
		Alarm - Hours									
0x7FFF4	0x3FFF4	D7	D6	D5	D4	D3	D2	D1	D0		
	1	М	0	10s aları	m hours		Alarn	n hours			
		Contains th	ne alarm val	ue for the hou	irs and the m	ask bit to se	elect or des	elect the hou	rs value.		
ľ	VI	Match. When this bit is set to '0', the hours value is used in the alarm match. Setting this bit to '1' causes the match circuit to ignore the hours value.									
0x7FFF3	0x3FFF3				Alarm - N	linutes					
OX/1110	OXOI I I O	D7	D6	D5	D4	D3	D2	D1	D0		
		М		s alarm minu				minutes			
				ue for the min							
ľ	M			set to '0', the ircuit to ignore	the minutes	value.	n the alarm	match. Settir	ng this bit		
0x7FFF2	0x3FFF2				Alarm - S						
		D7	D6	D5	D4	D3	D2	D1	D0		
		М		s alarm secor				seconds			
				ue for the seco							
<u> </u>	M	Match. When this bit is set to '0,' the seconds value is used in the alarm match. Setting this bit to '1' causes the match circuit to ignore the seconds value.									
0x7FFF1	0x3FFF1				me Keeping						
_		D7	D6	D5	D4	D3	D2	D1	D0		
				enturies				ituries			
	T	to 9; upper 0-99 centu	nibble cont	ue of centuries ains the uppe	r digit and op	erates from	the lower d 0 to 9. The	range for th	e register		
0x7FFF0	0x3FFF0	D-	<b>D</b> 0		Flaç			<b>D4</b>			
		D7	D6	D5	D4	D3	D2	D1	D0		
100	DE	WDF	AF	PF	OSCF	0	CAL	W	R		
VV	WDF		Watchdog timer flag. This read only bit is set to '1' when the watchdog timer is allowed to reach 0 without being reset by the user. It is cleared to 0 when the flags register is read or on power-up								
			eina reset h	v the user It i	s cleared to (	) when the f	ians reniste	r is read or o	n nower-i		
Δ	ν <b>F</b>	0 without b		•					=		
А	√F	0 without b	This read of	y the user. It is only bit is set to match bits =	o '1' when th	e time and	date match	the values s	tored in th		
	F	0 without b Alarm flag alarm regis Power fail	This read of the sters with the flag. This re	only bit is set to e match bits = ead only bit is	o '1' when th 0. It is cleared s set to '1' wl	e time and I when the f nen power	date match lags registe	the values s r is read or or the power fa	tored in the		
Р	PF	0 without b  Alarm flag, alarm regis  Power fail V <sub>SWITCH</sub> . I	This read of sters with the flag. This re t is cleared	only bit is set to e match bits = ead only bit is to 0 when the	o '1' when th 0. It is cleared s set to '1' wl flags register	e time and d when the f nen power is read or o	date match lags registe falls below on power-up	the values s r is read or or the power fa o.	tored in the power-unit thresho		
Р		0 without b  Alarm flag, alarm regis  Power fail V <sub>SWITCH</sub> . I'  Oscillator f	This read of sters with the flag. This ret is cleared fail flag. Set	only bit is set to e match bits = ead only bit is to 0 when the to '1' on pow	o '1' when th 0. It is cleared s set to '1' wh flags registed er-up if the c	e time and d when the f nen power is read or o scillator is	date match lags registe falls below on power-up enabled and	the values s r is read or or the power fa o. d not running	tored in the fingular threshold threshold in the fin		
Р	PF	0 without b  Alarm flag. alarm regis  Power fail V <sub>SWITCH</sub> .  Oscillator f 5 ms of ope	This read of the sters with the flag. This read to the stere of the st	ematch bits = ead only bit is to 0 when the to '1' on power indicates that	o '1' when th 0. It is cleared s set to '1' wh flags register er-up if the c t RTC backup	e time and d when the f nen power is read or o scillator is o power faile	date match lags registe falls below on power-up enabled and ed and clock	the values s r is read or or the power fa o. d not running value is no l	tored in the fire onger val		
Р	PF	O without be Alarm flag, alarm regis Power fail VSWITCH- I Oscillator f 5 ms of ope This bit sur for this cor	This read of the sters with the ster	endly bit is set to match bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cle	o '1' when th 0. It is cleared s set to '1' wl flags register er-up if the o t RTC backup I is never clea	e time and d when the finen power is read or obscillator is power failed ared internal	date match flags registe falls below on power-up enabled and ed and clock lly by the ch	the values s r is read or or the power fa b. d not running value is no l ip. The user	tored in the fire on general threshold in the fire onger valimust che		
P	PF GCF	O without b  Alarm flag, alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of ope This bit sur for this cor updated af	This read of sters with the flag. This re t is cleared to fail flag. Set eration. This vives the pondition and ofter t <sub>RTCp</sub> times	only bit is set to match bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to clear.	o '1' when th 0. It is cleared s set to '1' wl flags register er-up if the c t RTC backup d is never clea ar this flag. \	e time and d when the f nen power is read or o scillator is o power faile ared interna When user	date match flags registe falls below on power-up enabled and ed and clock illy by the ch resets OSC	the values s r is read or or the power fa b. d not running value is no l ip. The user F flag bit, th	tored in the power-unil threshold in the fire onger valid must cheel bit will be to record to the power of th		
P	PF	O without b  Alarm flag, alarm regis Power fail VSWITCH. I  Oscillator f 5 ms of ope This bit sur for this cor updated af Calibration	This read of sters with the flag. This ret is cleared to fail flag. Set eration. This vives the pondition and ther t <sub>RTCp</sub> time mode. Whe	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to clear.	o '1' when th 0. It is cleared s set to '1' wh flags register er-up if the of t RTC backup d is never clear ar this flag. \	e time and d when the f nen power is read or o scillator is o power faile ared interna When user	date match flags registe falls below on power-up enabled and ed and clock illy by the ch resets OSC output on t	the values s r is read or or the power fa o. d not running value is no l iip. The user F flag bit, th he INT pin. \	tored in the power-unil threshold in the file onger value must che bit will lead to when set		
OS C	PF SCF AL	0 without b  Alarm flag, alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of op This bit sur for this cor updated af Calibration '0', the INT	This read of the sters with the flag. This read is cleared if ail flag. Set eration. This evices the pondition and inter t <sub>RTCp</sub> time mode. Whe ipin resume	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cleate.  The match bits is ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cleate.  The match bits is earlier to '1', a set to '1', a set to '1', a set normal ope	o '1' when the o. It is cleared as set to '1' when the clear the clear this flag. Note that this flag. Note that the clear this flag. The clear this flag. Note that the clear this flag. Note that the clear th	e time and d when the finen power is read or o scillator is power failed ared internationally when user wave is it defaults to	date match flags register falls below on power-up enabled and ed and clock illy by the charcests OSC output on to o 0 (disable	the values s r is read or or the power fa o. d not running c value is no l hip. The user F flag bit, th the INT pin. Value or power-	tored in the power-unil threshold in the fire onger valid must cheel bit will be with the set up.		
OS C	PF GCF	0 without b  Alarm flag, alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of op This bit sur for this cor updated af Calibration '0', the INT Write enab	This read of the sters with the flag. This read is cleared if ail flag. Set eration. This vives the pondition and inter t <sub>RTCp</sub> time mode. Whe pin resume the setting the sett	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cleate.  The set to '1', a set to '1', a set normal ope the 'W' bit to '	o '1' when the o'. It is cleared as set to '1' will flags register er-up if the ot RTC backup is never clear this flag. \ 512 Hz squaration. This be 1' freezes up	e time and d when the form power is read or of scillator is to power failed ared internationally when user wave is it defaults to dates of the	date match flags register falls below on power-up enabled and ed and clock illy by the charcesets OSC output on to 0 (disablese e RTC regis	the values s r is read or or the power fa o. d not running c value is no l hip. The user F flag bit, th the INT pin. No d) on power- sters. The us	tored in the power-unil threshold in the fire onger valid must chee bit will the when set up.		
OS C	PF SCF AL	O without b  Alarm flag, alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of open This bit sur for this corupdated af Calibration '0', the INT Write enable write to RT Setting the	This read of sters with the flag. This read of the flag. This read is cleared to the flag. Set the flag. Set the flag. Set the production and the flag. When the flag is the f	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cleate.  The set to '1', as normal ope the 'W' bit to '1, alarm registo' causes the	o '1' when the o'. It is cleared as set to '1' will flags register er-up if the ot RTC backup is never clear this flag. \text{V}  512 Hz squaration. This be the order of the other than the other in the other than the	e time and d when the form power is read or of scillator is to power failed ared internative wave is it defaults to dates of the on register, he RTC register	date match date match flags register falls below on power-up enabled and clock flags of the control of the cont	the values s r is read or or the power fa o. d not running value is no l hip. The user F flag bit, th he INT pin. V d) on power- sters. The us gister and flag e transferred	tored in the power-unil threshold in the fire onger valid must chee bit will lead to the time.		
OS C	PF SCF AL	O without be Alarm flag, alarm regis alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of open This bit sur for this correct updated af Calibration '0', the INT Write enably write to RT Setting the keeping co	This read of the sters with the flag. This read of the sters with the flag. This read is cleared to the steration. This vives the pondition and the the steration and the ster	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cleate.  The set to '1', as normal ope the 'W' bit to '1, alarm registory' causes the estime has che	o '1' when the o'. It is cleared as set to '1' will flags register er-up if the ot RTC backup is never clear this flag. \text{V}  512 Hz squaration. This be the order of the other than the other in the other than the	e time and d when the form power is read or of scillator is to power failed ared internative wave is it defaults to dates of the on register, he RTC register	date match date match flags register falls below on power-up enabled and clock flags of the control of the cont	the values s r is read or or the power fa o. d not running value is no l hip. The user F flag bit, th he INT pin. V d) on power- sters. The us gister and flag e transferred	tored in the power-unil threshold in the fire onger valimust chee bit will be when set up.  The can the ge registe to the tin		
OS CA	PF SCF AL	O without be Alarm flag. alarm regis alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of open This bit sur for this cor updated af Calibration '0', the INT Write enably write to RT Setting the keeping control of the Interval of the	This read of the sters with the flag. This red is cleared to the sters with the fall flag. Set the sters wives the pondition and with the flag of the sters of the sters of the sters of the sters of the faults to 0 of the sters of the faults to 0 of the sters of the faults to 0 of the sters	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to clear.  The set to '1', a is normal ope the 'W' bit to '1, alarm registor' causes the estime has chapower-up.	o '1' when the o. It is cleared a set to '1' will flags register er-up if the ot RTC backup it is never clear this flag. Note that the set is set in the set is set in the set is set in the set in th	e time and d when the finen power is read or o scillator is power failed ared internationally when user wave is it defaults to dates of the on register, he RTC register produced in the register pr	date match flags register falls below on power-up enabled and ed and clock flags by the character of the output on the output on the output on the enable of the output on the enable of the output on the output of	the values s r is read or or the power fa b. d not running value is no I hip. The user F flag bit, th he INT pin. V d) on power- sters. The us gister and fla e transferred t RTCp time to	tored in the power-unil threshold in the fire onger valid must chee bit will be with the complete of the time of complete the power can the power complete the power complete the power complete the power complete the power can the power complete the power complete the power complete the power complete the power can the power complete the power complete the power can the power complete the power can the pow		
OS CA	PF SCF AL	O without be Alarm flag, alarm regis alarm regis Power fail V <sub>SWITCH</sub> . I' Oscillator f 5 ms of opposition for this corrupdated af Calibration '0', the INT Write enably write to RT Setting the keeping control of the Internation of the Interna	This read of the sters with the flag. This read of the sters with the flag. This read is cleared in the sters of the sters	only bit is set to ematch bits = ead only bit is to 0 when the to '1' on power indicates that ower cycle and write '0' to cleate.  The set to '1', as normal ope the 'W' bit to '1, alarm registory' causes the estime has che	o '1' when the o. It is cleared as set to '1' will flags register er-up if the ot RTC backupd is never clear this flag. \( \)  512 Hz squaration. This be 1' freezes upers, calibratic contents of the anged. This inps clock updatess. Set 'R'	e time and d when the form power is read or of scillator is to power failed ared internationally when user wave is at defaults to dates of the power failed are wave is at defaults to dates of the power failed are wave is at defaults to dates to user point to '0' to register, the power failed are to user point to '0' to register of the power failed are to user point to '0' to register of the power failed are to user point to '0' to register of the power failed are to user point to '0' to register of the power failed are to user power failed	date match date match dags register falls below on power-up enabled and clock and clock days of the control of	the values s r is read or or the power fa b. d not running value is no I hip. The user F flag bit, th he INT pin. N d) on power- sters. The us gister and fla e transferred t <sub>RTCp</sub> time to k updates to	tored in the power-unil threshold in the fire onger valid must chee bit will be when set up.  The can the ge register to the time of complete the holding the holding the power was to the holding the holding the holding the power-unit of the time of the time of the holding the holdi		



#### **Best Practices**

nvSRAM products have been used effectively for over 27 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The non-volatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power-up boot firmware routines should rewrite the nvSRAM into the desired state (for example, AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V<sub>CAP</sub> value because the nvSRAM internal algorithm calculates V<sub>CAP</sub> charge and discharge time based on this maximum V<sub>CAP</sub> value. Customers that want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge and store time should discuss their V<sub>CAP</sub> size selection with Cypress to understand any impact on the V<sub>CAP</sub> voltage level at the end of a t<sub>RECALL</sub> period.
- When base time is updated, these updates are transferred to the time keeping registers when 'W' bit is set to '0'. This transfer takes t<sub>RTCp</sub> time to complete. It is recommended to initiate software STORE or Hardware STORE after t<sub>RTCp</sub> time to save the base time into non-volatile memory.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Maximum accumulated storage time At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ................................ 20 Years Ambient temperature with power applied ......-55 °C to +150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ......-0.5 V to 4.1 V Voltage applied to outputs in High Z state ......–0.5 V to  $V_{CC}$  + 0.5 V Input voltage ......–0.5 V to  $V_{CC}$  + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to $V_{CC}$ + 2.0 V
Package power dissipation capability ( $T_A$ = 25 °C)
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015)

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

## **DC Electrical Characteristics**

Over the Operating Range (V<sub>CC</sub> = 2.7 V to 3.6 V)

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[13]</sup>	Max	Unit
$V_{CC}$	Power supply		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	_	70 52	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub>	-	_	10	mA
I <sub>CC3</sub>	Average $V_{CC}$ current at $t_{RC}$ = 200 ns, $V_{CC(Typ)}$ , 25 °C All inputs cycling at CMOS levels. Values obtained without output loads ( $I_{OUT}$ = 0 mA).		35	-	mA	
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	_	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	CE $\geq$ (V <sub>CC</sub> - 0.2 V). V <sub>IN</sub> $\leq$ 0.2 V or $\geq$ (V <sub>CC</sub> - 0.2 V). W bit set to '0'. Standby current level after non-volatile cycle is complete. Inputs are static. f = 0 MHz.	-	-	5	mA
I <sub>IX</sub> [14]	Input leakage current (except HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	<b>–1</b>	_	+1	μА
	Input leakage current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-100	-	+1	μА
l <sub>OZ</sub>	Off state output leakage current	$V_{CC} = Max$ , $V_{SS} \le V_{OUT} \le V_{CC}$ , $CE$ or $OE \ge V_{IH}$ or $BHE/BLE \ge V_{IH}$ or $WE \le V_{IL}$	<b>–1</b>	_	+1	μΑ
V <sub>IH</sub>	Input HIGH voltage		2.0	-	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW voltage		V <sub>SS</sub> – 0.5	-	0.8	V
V <sub>OH</sub>	Output HIGH voltage	$I_{OUT} = -2 \text{ mA}$	2.4	-	_	V
$V_{OL}$	Output LOW voltage	I <sub>OUT</sub> = 4 mA	_	_	0.4	V
V <sub>CAP</sub> <sup>[15]</sup>	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$ , 5 V rated	61	68	180	μF

Typical values are at 25 °C, V<sub>CC</sub>= V<sub>CC(Typ)</sub>. Not 100% tested.
 The HSB pin has I<sub>OUT</sub> = -2 μA for V<sub>OH</sub> of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.

<sup>15.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.



### **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Non-volatile STORE operations	1,000	K

## Capacitance


Parameter <sup>[16]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except BHE, BLE and HSB)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(Typ)}$	7	pF
	Input capacitance (for BHE, BLE and HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

## **Thermal Resistance**

Parameter <sup>[16]</sup>	Description	Test Conditions	44-pin TSOP II	54-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for		42.03	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	measuring thermal impedance, in accordance with EIA/JESD51.	5.56	6.08	°C/W

## **AC Test Loads**

Figure 6. AC Test Loads



## **AC Test Conditions**

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V

#### Note

<sup>16.</sup> These parameters are only guaranteed by design and are not tested.



### **RTC Characteristics**

Over the Operating Range

Parameters	Description	Min	Typ <sup>[17]</sup>	Max	Units	
V <sub>RTCbat</sub>	RTC battery pin voltage		1.8	3.0	3.6	V
I <sub>BAK</sub> <sup>[18]</sup>	RTC backup current	T <sub>A</sub> (Min)	-	-	0.35	μΑ
		25 °C	-	0.35	-	μΑ
		T <sub>A</sub> (Max)	-	-	0.5	μΑ
V <sub>RTCcap</sub> <sup>[19]</sup>	RTC capacitor pin voltage	T <sub>A</sub> (Min)	1.6	-	3.6	V
		25 °C	1.5	3.0	3.6	V
		T <sub>A</sub> (Max)	1.4	-	3.6	V
tOCS	RTC oscillator time to start		-	1	2	sec
t <sub>RTCp</sub>	RTC processing time from end of 'W' bit set to '0'		_	-	350	μS
R <sub>BKCHG</sub>	RTC backup capacitor charge current-limiting resistor		350	-	850	Ω

<sup>17.</sup> Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.

18. From either V<sub>RTCcap</sub> or V<sub>RTCbat</sub>.

19. If V<sub>RTCcap</sub> > 0.5 V or if no capacitor is connected to V<sub>RTCcap</sub> pin, the oscillator starts in t<sub>OCS</sub> time. If a backup capacitor is connected and V<sub>RTCcap</sub> < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.




## **AC Switching Characteristics**

Over the Operating Range

Parameters [20]			25	25 ns		45 ns	
Cypress Parameter Alt Parameter		Description	Min	Max	Min	Max	Unit
SRAM Read	Cycle		•			•	•
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	-	25	_	45	ns
t <sub>RC</sub> [21]	t <sub>RC</sub>	Read cycle time	25	_	45	_	ns
t <sub>AA</sub> [22]	t <sub>AA</sub>	Address access time	_	25	_	45	ns
t <sub>DOF</sub>	t <sub>OE</sub>	Output enable to data valid	-	12	_	20	ns
t <sub>OHA</sub> [22]	tон	Output hold after address change	3	_	3	_	ns
t <sub>LZCE</sub> [23, 24]	t <sub>LZ</sub>	Chip enable to output active	3	_	3	_	ns
t <sub>HZCE</sub> [23, 24]	t <sub>HZ</sub>	Chip disable to output inactive	-	10	_	15	ns
t <sub>I ZOF</sub> [23, 24]	t <sub>OLZ</sub>	Output enable to output active	0	_	0	-	ns
t <sub>HZOE</sub> [23, 24]	t <sub>OHZ</sub>	Output disable to output inactive	-	10	_	15	ns
t <sub>PU</sub> <sup>[23]</sup>	t <sub>PA</sub>	Chip enable to power active	0	_	0	-	ns
t <sub>PD</sub> [23]	t <sub>PS</sub>	Chip disable to power standby	-	25	_	45	ns
t <sub>DBE</sub>	_	Byte enable to data valid	_	12	_	20	ns
t <sub>LZBE</sub> [23]	_	Byte enable to output active	0	_	0	_	ns
t <sub>HZBE</sub> <sup>[23]</sup>	_	Byte disable to output inactive	_	10	_	15	ns
SRAM Write	Cycle		•				•
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	_	45	_	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	-	30	-	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	-	30	-	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	-	15	-	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	-	0	-	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	_	30	-	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	0	-	ns
tμΔ	t <sub>WP</sub>	Address hold after end of write	0 –		0	_	ns
t <sub>HZWE</sub> [23, 24, 25]	t <sub>WZ</sub>	Write enable to output disable	- 10		_	15	ns
t <sub>LZWE</sub> [23, 24]	t <sub>OW</sub>	Output active after end of write	3	_	3	_	ns
t <sub>BW</sub>	_	Byte enable to end of write	20	_	30	-	ns

## **Switching Waveforms**

Figure 7. SRAM Read Cycle 1 (Address Controlled)  $^{[21,\ 22,\ 26]}$ 



#### Notes

- 20. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified  $\frac{|_{CL}|_{DH}}{|_{CL}|_{DH}}$  and load capacitance shown in Figure 6 on page 17.

  21. WE must be HIGH during SRAM read cycles.

  22. Device is continuously selected with CE, OE and BHE / BLE LOW.

- 23. These parameters are only guaranteed by design and are not tested.
- 24. Measured ±200 mV from steady state output voltage.

  25. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
- 26. HSB must remain HIGH during read and write cycles.



## Switching Waveforms (continued)

Figure 8. SRAM Read Cycle 2 (CE and OE Controlled) [27, 28, 29]





Figure 9. SRAM Write Cycle 1 ( $\overline{\text{WE}}$  Controlled)  $^{[27,\,29,\,30,\,31]}$ 





## Switching Waveforms (continued)

Figure 10. SRAM Write Cycle 2 (CE Controlled) [32, 33, 34, 35]





Figure 11. SRAM Write Cycle 3 (BHE and BLE Controlled) [33, 34, 35, 36, 37]

#### (Not applicable for RTC register writes)



- 32. BHE and BLE are applicable for × 16 configuration only.
  33. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
- 34. HSB must remain HIGH during read and write cycles.
- 35.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq V_{IH}$  during address transitions.
- 36. While there are 19 address lines on the CY14B104K (18 address lines on the CY14B104M), only 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.

  37. Only  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  controlled writes to RTC registers are allowed.  $\overline{\text{BLE}}$  pin must be held LOW before  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  pin goes LOW for writes to RTC register.




## AutoStore/Power-Up RECALL

Over the Operating Range

Parameter	Deparintion	CY14B104K	Unit	
	Description	Min	Max	Ollit
t <sub>HRECALL</sub> [38]	Power-Up RECALL duration	_	20	ms
Itstore [39]	STORE cycle duration	_	8	ms
t <sub>DELAY</sub> [40]	Time allowed to complete SRAM write cycle	_	25	ns
V <sub>SWITCH</sub>	Low-voltage trigger level	_	2.65	V
t <sub>VCCRISE</sub> [41]	V <sub>CC</sub> rise time	150	_	μS
V <sub>HDIS</sub> <sup>[41]</sup>	HSB output disable voltage	_	1.9	V
t <sub>LZHSB</sub> <sup>[41]</sup>	HSB to output active time	_	5	μS
t <sub>HHHD</sub> [41]	HSB High active time		500	ns

## **Switching Waveforms**

Figure 12. AutoStore or Power-Up RECALL<sup>[42]</sup>



- 38.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
  39. If an SRAM write has not taken place since the last non-volatile cycle, no AutoStore or Hardware STORE takes place.
- 40. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.
- 41. These parameters are only guaranteed by design and are not tested.
   42. Read and write cycles are ignored <u>during STORE</u>, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
- 43. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



## **Software Controlled STORE and RECALL Cycle**

Over the Operating Range

Parameter [44, 45]	Description	25	ns	45	Unit	
raiameter	Description	Min	Max	Min	Max	Oilit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	25	_	45	_	ns
t <sub>SA</sub>	Address setup time	0	_	0	_	ns
t <sub>CW</sub>	Clock pulse width	20	_	30	_	ns
t <sub>HA</sub>	Address hold time	0	_	0	_	ns
t <sub>RECALL</sub>	RECALL duration	_	200	_	200	μS
t <sub>SS</sub> [46, 47]	Soft sequence processing time	-	100	1	100	μS

## **Switching Waveforms**

Figure 13. CE and OE Controlled Software STORE and RECALL Cycle [45]





Figure 14. Autostore Enable and Disable Cycle



#### Notes

- 44. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.
- 45. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.

  46. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command.

  47. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 48. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{\mbox{\scriptsize DELAY}}$  time.



## **Hardware STORE Cycle**


Over the Operating Range

Parameter	Description	CY14B104K/	Unit	
Parameter	Description	Min	Max	Ullit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	_	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	_	ns

## **Switching Waveforms**

Figure 15. Hardware STORE Cycle [49]

### Write latch set



#### Write latch not set





Figure 16. Soft Sequence Processing [50, 51]



- 49. If an SRAM write has not taken place since the last non-volatile cycle, no AutoStore or Hardware STORE takes place.
- 50. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command. 51. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.



## **Truth Table For SRAM Operations**

HSB should remain HIGH for SRAM Operations.

#### Table 5. Truth Table for × 8 Configuration

CE	WE	OE	Inputs and Outputs <sup>[52]</sup>	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

#### Table 6. Truth Table for × 16 Configuration

	able 6. Truth Table 101 × 10 Gottingtration							
CE	WE	OE	BHE <sup>[53]</sup>	<b>BLE</b> <sup>[53]</sup>	Inputs and Outputs <sup>[52]</sup>	Mode	Power	
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby	
L	Х	Х	Н	Н	High Z	Output disabled	Active	
L	Н	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active	
L	Н	L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active	
L	Н	L	L	Н	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active	
L	Н	Н	L	L	High Z	Output disabled	Active	
L	Н	Η	Н	L	High Z	Output disabled	Active	
L	Н	Η	L	Н	High Z	Output disabled	Active	
L	L	Х	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active	
L	L	X	Н	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active	
L	L	Х	L	Н	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active	

**Notes** 52. <u>Data</u>  $DQ_0$ – $DQ_7$  for × 8 configuration and Data  $DQ_0$ – $DQ_{15}$  for × 16 configuration. 53. BHE and BLE are applicable for × 16 configuration only.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B104K-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104K-ZS25XI	51-85187	44-pin TSOP II	
	CY14B104M-ZSP25XIT	51-85160	54-pin TSOP II	
	CY14B104M-ZSP25XI	51-85160	54-pin TSOP II	
45	CY14B104K-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B104K-ZS45XI	51-85187	44-pin TSOP II	
	CY14B104M-ZSP45XIT	51-85160	54-pin TSOP II	
	CY14B104M-ZSP45XI	51-85160	54-pin TSOP II	

All the above parts are Pb-free.


### **Ordering Code Definitions**





## **Package Diagrams**


Figure 17. 44-pin TSOP II, 51-85087








## Package Diagrams (continued)

Figure 18. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm), 51-85160









51-85160 \*A



## **Acronyms**

Acronym	Description			
BCD	binary coded decimal			
BHE	byte high enable			
BLE	byte low enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
EIA	electronic industries alliance			
HSB	hardware store busy			
I/O	input/output			
nvSRAM non-volatile static random access memory				
ŌĒ	output enable			
RoHS	restriction of hazardous substances			
RTC	real time clock			
RWI	read and write inhibited			
SRAM	static random access memory			
TSOP	thin small outline package			
WE	write enable			

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
F	Farads
Hz	Hertz
kHz	kilo Hertz
kΩ	kilo ohms
MHz	Mega Hertz
μΑ	micro Amperes
mA	milli Amperes
μF	micro Farads
μS	micro seconds
ms	milli seconds
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farads
ppm	parts per million
V	Volts
W	Watts



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	431039	TUP	See ECN	New Data Sheet
*A	489096	TUP	See ECN	Removed 48 SSOP Package Added 44 TSOPII and 54 TSOPII Packages Updated Part Numbering Nomenclature and Ordering Information Added Soft Sequence Processing Time Waveform Added RTC Characteristics Table Added RTC Recommended Component Configuration
*B	499597	PCI	See ECN	Removed 35ns speed bin Added 55ns speed bin. Updated AC table for the same Changed "Unlimited" read/write to "infinite" read/write Features section: Changed typical I <sub>CC</sub> at 200-ns cycle time to 8 mA Changed STORE cycles from 500K to 200K cycles. Shaded Commercial grade in operating range table. Modified Icc/Isb specs. Changed V <sub>CAP</sub> value in DC table Added 44 TSOP II in Thermal Resistance table Modified part nomenclature table. Changes reflected in the ordering information table.
*C	517793	TUP	See ECN	Removed 55ns speed bin Changed pinout for 44TSOPII and 54TSOPII packages Changed $I_{SB}$ to 1mA Changed $I_{CC4}$ to 3mA Changed $V_{CAP}$ min to 35 $\mu$ F Changed $V_{IH}$ max to $V_{CC}$ + 0.5 $V_{CC}$ Changed $V_{IH}$ max to 10ns Changed $V_{IH}$ to 10ns Removed $V_{IH}$ to 10ns Added $V_{IH}$ to 1ns Added $V_{IH}$ to 1ns Added $V_{IH}$ max. of 70us Changed $V_{IH}$ max. of 70us min. to 70us max.
*D	825240	UHA	See ECN	Changed the data sheet from Advance information to Preliminary Changed $t_{DBE}$ to 10ns in 15ns part Changed $t_{HZBE}$ in 15ns part to 7ns and in 25ns part to10ns Changed $t_{BW}$ in 15ns part to 15ns and in 25ns part to 20ns Changed $t_{GLAX}$ to $t_{GHAX}$ Changed the value of $t_{CC3}$ to 25mA Changed the value of $t_{AW}$ in 15ns part to 15ns
*E	914280	UHA	See ECN	Changed the value of I <sub>CC3</sub> to 25mA



Document Number: 001-07103				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	1890926	vsutmp8 / AESA	See ECN	Added Footnote 1, 2 and 3.  Updated Logic Block diagram  Updated Pin definition Table  Changed 8Mb Address expansion Pin from Pin 43 to Pin 42 for 44-TSOP II (x8) package.  Corrected typo in V <sub>IL</sub> min spec  Changed the value of I <sub>CC3</sub> from 25mA to 13mA  Changed I <sub>SB</sub> value from 1mA to 2mA  Updated ordering information table  Rearranging of Footnotes.  Changed Package diagrams title.  The pins X1 and X2 interchanged in 44TSOP II(x8) and 54TSOP II(x16) pinoudiagram.
*G	2267286	GVCH/ PYRS	See ECN	Rearranging of "Features" Added BHE and BLE Information in Pin Definitions Table Updated Figure 2 (Autostore mode) Updated footnote 6 RTC Register Map:Register 0x1FFF6:Changed D4 from ABE to 0 Register Map Detail:0x1FFF6:Changed D4 from ABE to 0 and removed ABE information Changed I <sub>CC2</sub> & I <sub>CC4</sub> from 3mA to 6mA Changed I <sub>CC3</sub> from 13mA to 15mA Changed I <sub>SB</sub> from 2mA to 3mA Added input leakage current (I <sub>IX</sub> ) for HSB in DC Electrical Characteristics tabl Changed Vcap from 35uF min and 57uF max value to 54uF min and 82uF max value Corrected typo in t <sub>DBE</sub> value from 22ns to 20ns for 45ns part Corrected typo in t <sub>HZBE</sub> value from 15ns to 10ns for 45ns part Corrected typo in t <sub>AW</sub> value from 15ns to 10ns for 15ns part Changed Vrtccap max from 2.7V to 3.6V Changed tRECALL from 100 to 200us Added footnote 10, 29 Reframed footnote 18, 25 Added footnote 18 to figure 8 (SRAM WRITE Cycle #1) Added footnote 18, 26 and 27 to figure 9 (SRAM WRITE Cycle #2)
*H	2483627	GVCH / PYRS	See ECN	Removed 8 mA typical $I_{CC}$ at 200 ns cycle time in Feature section Referenced footnote 9 to $I_{CC3}$ in DC Characteristics table Changed $I_{CC3}$ from 15 mA to 35 mA Changed Vcap minimum value from 54 uF to 61 uF Changed $t_{AVAV}$ to $t_{RC}$ Changed $V_{RTCcap}$ minimum value from 1.2V to 1.5V Figure 12:Changed $t_{SA}$ to $t_{AS}$ and $t_{SCE}$ to $t_{CW}$
*	2519319	GVCH / PYRS	06/20/08	Added 20 ns access speed in "Features" Added I <sub>CC1</sub> for tRC=20 ns for both industrial and Commercial temperature Grade Updated Thermal resistance values for 44-TSOP II and 54-TSOP II package Added AC Switching Characteristics specs for 20 ns access speed Added Software controlled STORE/RECALL cycle specs for 20 ns access speed Updated ordering information and Part numbering nomenclature



Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*J	2600941	GVCH / PYRS	11/04/08	Removed 15 ns access speed from "Features"  Changed part number from CY14B104K/CY14B104M to
		FIRS		Changed part number from CY14B104K/CY14B104M to CY14B104KA/CY14B104MA
				Updated Logic block diagram
				Updated footnote 1
				Added footnote 2
				Pin definition: Updated WE, HSB and NC pin description
				Page 4: Updated SRAM READ, SRAM WRITE, Autostore operation descrition
				Page 4: Updated Hardware store operation and Hardware RECALL (power-up) description
				Footnote 1 and 8 referenced for Mode selection Table
				Updated footnote 6
				Page 6: updated Data protection description
				Page 6: Updated Starting and stopping the oscillator description
				Page 7: Updated Calibrating the clock description
				Page 7: Updated Alarm description
				Page 8: Added Flags register
Added footnote 10 and 11	Updated Figure 4: Removed RF register and Changed C <sub>2</sub> value from 56pF			
	12pF	12pF		
				Updated Register Map Table 3
				Updated Register map detail Table 4
				Maximum Ratings: Added Max. Accumulated storage time
				Changed Output short circuit current parameter name to DC output current Changed I <sub>CC2</sub> from 6mA to 10mA
				Changed I <sub>CC4</sub> from 6mA to 5mA
				Changed I <sub>SB</sub> from 3mA to 5mA
				Updated I <sub>CC1,</sub> I <sub>CC3,</sub> I <sub>SB</sub> and I <sub>OZ</sub> Test conditions
				Changed V <sub>CAP</sub> voltage max value from 82uF to 180uF
				Updated footnote 12 and 13
				Added footnote 14
				Added Data retention and Endurance Table
				Updated Input Rise and Fall time in AC test Conditions
				Changed tOCS value for minimum temperature from 10 to 2 sec updated tOCS value for room temperature from 5 to 1sec
				Referenced footnote 20 to t <sub>OHA</sub> parameter
				Updated All switching waveforms
				Updated footnote 20
				Added Figure 11 (SRAM WRITE CYCLE:BHE and BLE controlled)
				Updated t <sub>DELAY</sub> value
				Added V <sub>HDIS</sub> , t <sub>HHHD</sub> and t <sub>LZHSB</sub> parameters
				Updated footnote 27
				Added footnote 29
				Software controlled STORE/RECALL Table: Changed t <sub>AS</sub> to t <sub>SA</sub>
				Changed t <sub>GHAX</sub> to t <sub>HA</sub> Changed t <sub>HA</sub> value from 1ns to 1ns
				Added t <sub>DHSB</sub> parameter
				Changed t <sub>HLHX</sub> to t <sub>PHSB</sub>
				Updated t <sub>SS</sub> from 70us to 100us
				Added truth table for SRAM operations
	1			Updated ordering information and part numbering nomenclature



Rev.	ECN No.	Orig. of	Submission Date	Description of Change
*K	2653928	GVCH / PYRS	02/04/09	Changed Part number from CY14B104KA/CY14B104MA to CY14B104K/CY14B104M Updated Real Time Clock operation description Added factory default values to register map table 3 Added footnote 9 Updated Flag register description in Table 4 Updated C1, C2 values to 21pF, 21pF respectively Changed I <sub>BAK</sub> value from 350 nA to 450 nA at hot temperature Changed V <sub>RTCcap</sub> typical value from 2.4V to 3.0V Referenced Note 15 to parameters t <sub>LZCE</sub> , t <sub>HZCE</sub> , t <sub>LZOE</sub> , t <sub>LZDE</sub> , t <sub>LZBE</sub> , t <sub>LZWE</sub> , t <sub>HZWE</sub> and t <sub>HZBE</sub> Added footnote 22 Updated Figure 13
*[	2710240	GVCH / PYRS	05/22/09	Moved data sheet status from Preliminary to Final Changed pin names $X_1$ , $X_2$ to $X_{out}$ , $X_{in}$ respectively. Updated AutoStore operation Updated C1, C2 values to 12pF, 69pF from 21pF, 21pF respectively Updated $I_{SB}$ test condition Updated footnote 11 Updated $I_{BAK}$ and $V_{RTCcap}$ parameter values Added $I_{BKCHG}$ parameter to RTC characteristics table Added footnote 15 Referenced footnote 13 to $V_{CCRISE}$ , $t_{HHHD}$ and $t_{LZHSB}$ parameters Updated $V_{HDIS}$ parameter description
*M	2738586	GVCH	07/15/09	Page 4: Updated Hardware STORE (HSB) operation description page 4: Updated Software STORE description Added best practices Updated t <sub>DELAY</sub> parameter description Updated footnote 25 and added footnote 32 Referenced footnote 32 to Figure 13 and Figure 14
*N	2758397	GVCH / AESA	09/01/09	Removed commercial temperature related specifications Removed 20 ns access speed related specs Changed $V_{RTCbat}$ max value from 3.3V to 3.6V Changed $R_{BKCHG}$ min value from $450\Omega$ to $350\Omega$ Updated footnote 15
*O	2826364	GVCH / PYRS	12/11/09	Changed STORE cycles to QuantumTrap from 200K to 1 Million Updated I <sub>BAK</sub> RTC backup current spec unit from nA to μA
*P	2858300	GVCH	01/19/2010	Added Contents.
*Q	2923475	GVCH / AESA	04/27/2010	Table 1: Added more clarity on HSB pin operation Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation Table 1: Added more clarity on BHE/BLE pin operation Updated HSB pin operation in Figure 12 Updated footnote 27 Updated Package Diagrams
*R	3132368	GVCH	01/10/2011	Updated Setting the Clock description Added footnote 12 Updated W bit description in Register Map Detail table Updated Best Practices Updated input capacitance for BHE and BLE pin Updated input and output capacitance for HSB pin Added t <sub>RTCp</sub> parameter to RTC Characteristics table Figure 12: Typo error fixed
				Added Acronyms table and Document Conventions table



Document Title: CY14B104K/CY14B104M, 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock Document Number: 001-07103					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*T	3208661	GVCH	03/29/2011	Updated thermal resistance values for all packages	
*U	3305495	GVCH	07/07/2011	Updated DC Electrical Characteristics (Added Note 15 and referred the same note in V <sub>CAP</sub> parameter). Updated AC Switching Characteristics (Added Note 20 and referred the same note in Parameters).	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-07103 Rev. \*U

Revised July 12, 2011

Page 35 of 35