



Engineering Specification

Type 15.0 SXGA+ Color TFT/LCD Module

Model Name: N150P3-L04

Document Control Number: OEM I-N150P3-L04-03

Note: Specification is subject to change without notice. Consequently it is better to contact International Display Technology before proceeding with the design of your product incorporating this module.

**Sales Support
International Display Technology**



i Contents

| | |
|-------------|---|
| i | Contents |
| ii | Record of Revision |
| 1.0 | Handling Precautions |
| 2.0 | General Description |
| 2.1 | Characteristics |
| 2.2 | Functional Block Diagram |
| 3.0 | Absolute Maximum Ratings |
| 4.0 | Optical Characteristics |
| 4.1 | Luminance Uniformity |
| 5.0 | Signal Interface |
| 5.1 | Connectors |
| 5.2 | Interface Signal Connector |
| 5.3 | Interface Signal Description |
| 5.4 | Interface Signal Electrical Characteristics |
| 5.4.1 | Signal Electrical Characteristics for LVDS Receiver |
| 5.4.2 | LVDS Receiver Internal Circuit |
| 5.4.3 | Recommended Guidelines for Motherboard PCB Design and Cable Selection |
| 5.5 | Signal for Lamp connector |
| 6.0 | Pixel format image |
| 7.0 | Parameter guide line for CFL Inverter |
| 8.0 | Interface Timings |
| 8.1 | Timing Characteristics |
| 8.2 | Timing Definition |
| 8.2.1 | Vertical Timing Table |
| 8.2.2 | Horizontal Timing Table |
| 9.0 | Power Consumption |
| 10.0 | Power ON/OFF Sequence |
| 11.0 | Mechanical Characteristics |
| 12.0 | National Test Lab Requirement |



ii Record of Revision

| Date | Document Revision | Page | Summary |
|--------------------|---------------------|---------------|--|
| May 23,2003 | OEM I-N150P3-L04 | All | First Edition for customer |
| June 27, 2003 | OEM I-N150P3-L04-02 | 29 | To add Conditions of Acceptability |
| September 11, 2003 | OEM I-N150P3-L04-03 | 7 25 29 | To update CFL Current Max 9.0 Power Consumption Note 12.0 National Test Lab Requirement |



1.0 Handling Precautions

- If any signals or power lines deviate from the power on/off sequence, it may cause shorten the life of the LCD module.
- The LCD panel and the CFL are made of glass and may break or crack if dropped on a hard surface, so please handle them with care.
- CMOS-ICs are included in the LCD panel. They should be handled with care, to prevent electrostatic discharge.
- Do not press the reflector sheet at the back of the LCD module to any directions.
- Do not stick the adhesive tape on the reflector sheet at the back of the LCD module.
- Please handle care when mount in the system cover. Mechanical damage for lamp cable and for lamp connector may cause safety problems.
- Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (2.5, IEC60950 or UL60950), or be applied exemption conditions of flammability requirements (4.7.3.4, IEC60950 or UL60950) in an end product.
- The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit (2.4, IEC60950 or UL60950).
- The fluorescent lamp in the liquid crystal display(LCD) contains mercury. Do not put it in trash that is disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- Never apply detergent or other liquid directly to the screen.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth; do not use solvents or abrasives.
- Do not touch the front screen surface in your system, even bezel.

▪ The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Technology for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.

▪ The information contained herein may be changed without prior notice. It is therefore advisable to contact International Display Technology before proceeding with the design of equipment incorporating this product.



2.0 General Description

This specification applies to the Type 15.0 Color TFT/LCD Module 'N150P3-L04'.

This module is designed for a display unit of notebook style personal computer.

The screen format and electrical interface are intended to support the SXGA+(1400(H) x 1050(V)) screen.

Support color is native 262K colors (RGB 6-bit data driver).

All input signals are LVDS (Low Voltage Differential Signaling) interface compatible.

This module does not contain an inverter card for backlight.

2.1 Characteristics


The following items are characteristics summary on the table under 25 degree C condition:

| CHARACTERISTICS ITEMS | SPECIFICATIONS |
|--|--|
| Screen Diagonal [mm] | 380.625 |
| Pixels H x V | 1400(x3) x 1050 |
| Active Area [mm] | 304.5(H) x 228.375(V) |
| Pixel Pitch [mm] | 0.2175(per one triad) x 0.2175 |
| Pixel Arrangement | R,G,B Vertical Stripe |
| Weight [grams] | 575 Typ., 600 Max. |
| Physical Size [mm] | 317.3(W) x 242.0(H) x 6.2(D) Typ./6.5(D) Max. |
| Display Mode | Normally Black |
| Display Surface Treatment | Glare (Hard Coat Only) |
| Support Color | Native 262K colors (RGB 6-bit data driver) |
| White Luminance [cd/m ²] (center) | 200 Typ. (Icfl=6.5mA) |
| Contrast Ratio | 400 : 1 Typ. |
| Optical Rise Time + Fall Time [msec] | 60 Typ., 120 Max. |
| Nominal Input Voltage VDD [Volt] | +3.3 Typ. |
| Power Consumption [Watt](VDD) | 2.5 Typ., 2.7 Max. (VDD=3.3[V]) |
| Lamp Power Consumption [Watt] | 4.1 Typ., 4.5 Max. (W/o inverter loss) |
| Typical Power Consumption [Watt] (VDD Line + VCFL Line) | 6.6 Typ., 7.2 Max. (W/o inverter loss). (VDD=3.3[V]) |
| Electrical Interface | 8 pairs LVDS (Even/Odd R/G/B Data(6bit), 3sync signals, Clock) |
| Temperature Range [degree C] | |
| Operating | 0 to +50 |
| Storage (Shipping) | -20 to +60 |
| CFL Cable Length [mm] | 105 Typ |

2.2 Functional Block Diagram

The following diagram shows the functional block of this Type 15.0 Color TFT/LCD Module.

The first LVDS port transmits even pixels while the second LVDS port transmits odd pixels.





3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as follows:

| Item | Symbol | Min | Max | Unit | Conditions |
|-----------------------------|--------|------|------------|-------|-----------------|
| Logic/LCD Drive Voltage | VDD | -0.3 | +4.0 | V | |
| Input Signal Voltage | VIN | -0.3 | VDD+0.3 | V | |
| CFL Ignition Voltage | Vs | - | +2,000 | Vrms | (Note 2) |
| CFL Current | ICFL | - | 7 | mAms | |
| CFL Peak Inrush Current | ICFLP | - | 20 | mA | |
| Operating Temperature | TOP | 0 | +50 | deg.C | (Note 1) |
| Operating Relative Humidity | HOP | 8 | 95 | %RH | (Note 1) |
| Storage Temperature | TST | -20 | +60 | deg.C | (Note 1) |
| Storage Relative Humidity | HST | 5 | 95 | %RH | (Note 1) |
| Vibration | | | 1.5 10-200 | G Hz | |
| Shock | | | 50 18 | G ms | Rectangle wave |

Note 1: Maximum Wet-Bulb should be 39 degree C and No condensation.

Note 2: Duration : 50msec Max. Ta=0 degree C



4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

| Item | Conditions | Specification | |
|-------------------------------------|---------------------|---------------|------|
| | | Typ. | Note |
| Viewing Angle (Degrees) | Horizontal (Right) | 85 | - |
| | $K \geq 10$ (Left) | 85 | - |
| | Vertical (Upper) | 85 | - |
| K: Contrast Ratio | $K \geq 10$ (Lower) | 85 | - |
| Contrast ratio | | 400 | - |
| Response Time (ms) | Rising + Falling | 60 | - |
| Color Chromaticity (CIE) | Red x | 0.569 | - |
| | Red y | 0.332 | - |
| | Green x | 0.312 | - |
| | Green y | 0.544 | - |
| | Blue x | 0.149 | - |
| | Blue y | 0.132 | - |
| | White x | 0.313 | - |
| | White y | 0.329 | - |
| White Luminance (cd/m^2) | | 200 Typ. | - |



5.0 Signal Interface

5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| | |
|-------------------------------|----------------------|
| Connector Name / Designation | For Signal Connector |
| Manufacturer | JAE |
| Type / Part Number | FI-XB30SL-HF10 |
| Mating Receptacle Manufacture | JAE |
| Mating Receptacle/Part Number | FI-X30M |

| | |
|------------------------------|--------------------|
| Connector Name / Designation | For Lamp Connector |
| Manufacturer | JST |
| Type / Part Number | BHSR-02VS-1 |
| Mating Type / Part Number | SM02B-BHSS-1 |



5.2 Interface Signal Connector

| Pin # | Signal Name |
|-------|----------------------------------|
| 1 | GND |
| 2 | VDD |
| 3 | VDD |
| 4 | V _{EEDID} (Note 2,3) |
| 5 | Reserved (Note 1) |
| 6 | CLK _{EEDID} (Note 2,4) |
| 7 | Data _{EEDID} (Note 2,4) |
| 8 | ReIN0- |
| 9 | ReIN0+ |
| 10 | GND |
| 11 | ReIN1- |
| 12 | ReIN1+ |
| 13 | GND |
| 14 | ReIN2- |
| 15 | ReIN2+ |

| Pin # | Signal Name |
|-------|-------------|
| 16 | GND |
| 17 | ReCLKIN- |
| 18 | ReCLKIN+ |
| 19 | GND |
| 20 | RoIN0- |
| 21 | RoIN0+ |
| 22 | GND |
| 23 | RoIN1- |
| 24 | RoIN1+ |
| 25 | GND |
| 26 | RoIN2- |
| 27 | RoIN2+ |
| 28 | GND |
| 29 | RoCLKIN- |
| 30 | RoCLKIN+ |

Note:

1. 'Reserved' pins are not allowed to connect any other line.
2. This LCD Module complies with "VESA ENHANCED EXTENDED DISPLAY IDENTIFICATION DATA STANDARD Release A, Revision 1" and supports "EEDID version 1.3". This module uses Serial EEPROM AT24C02-10TI-2.7 (ATMEL) or compatible as a EEDID function.
3. V_{EEDID} power source shall be the current limited circuit which has not exceeding 1A. (Reference Document : "Enhanced Display Data Channel (E-DDC™) Proposed Standard", VESA)
4. Both CLK_{EEDID} line and Data_{EEDID} line are pulled-up with 10K ohm resistor to V_{EEDID} power source line at LCD panel, respectively.

Voltage levels of all input signals are LVDS compatible (except VDD,EEDID). Refer to "Signal Electrical Characteristics for LVDS", for voltage levels of all input signals.

**5.3 Interface Signal Description**

| PIN # | SIGNAL NAME | Description |
|-------|-----------------------|--|
| 1 | GND | Ground |
| 2 | VDD | +3.3V Power Supply |
| 3 | VDD | +3.3V Power Supply |
| 4 | V _{EEDID} | EEDID 3.3V Power Supply |
| 5 | Reserved | Reserved |
| 6 | CLK _{EEDID} | EEDID Clock |
| 7 | Data _{EEDID} | EEDID Data |
| 8 | ReIN0- | Negative LVDS differential data input (Even R0-R5, G0) |
| 9 | ReIN0+ | Positive LVDS differential data input (Even R0-R5, G0) |
| 10 | GND | Ground |
| 11 | ReIN1- | Negative LVDS differential data input (Even G1-G5, B0-B1) |
| 12 | ReIN1+ | Positive LVDS differential data input (Even G1-G5, B0-B1) |
| 13 | GND | Ground |
| 14 | ReIN2- | Negative LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG) |
| 15 | ReIN2+ | Positive LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG) |
| 16 | GND | Ground |
| 17 | ReCLKIN- | Negative LVDS differential clock input (Even) |
| 18 | ReCLKIN+ | Positive LVDS differential clock input (Even) |
| 19 | GND | Ground |
| 20 | RoIN0- | Negative LVDS differential data input (Odd R0-R5, G0) |
| 21 | RoIN0+ | Positive LVDS differential data input (Odd R0-R5, G0) |
| 22 | GND | Ground |
| 23 | RoIN1- | Negative LVDS differential data input (Odd G1-G5, B0-B1) |
| 24 | RoIN1+ | Positive LVDS differential data input (Odd G1-G5, B0-B1) |
| 25 | GND | Ground |
| 26 | RoIN2- | Negative LVDS differential data input (Odd B2-B5) |
| 27 | RoIN2+ | Positive LVDS differential data input (Odd B2-B5) |
| 28 | GND | Ground |
| 29 | RoCLKIN- | Negative LVDS differential clock input (Odd) |
| 30 | RoCLKIN+ | Positive LVDS differential clock input (Odd) |

Note:

1. Input signals of odd and even clock shall be the same timing.
2. The module uses a 100ohm resistor between positive and negative data lines of each receiver input.
3. Even: First Pixel , Odd: Second Pixel



| SIGNAL NAME | Description |
|--|---|
| +RED 5 (ER5/OR5) +RED 4 (ER4/OR4) +RED 3 (ER3/OR3) +RED 2 (ER2/OR2) +RED 1 (ER1/OR1) +RED 0 (ER0/OR0) (EVEN/ODD) | RED Data 5 (MSB) RED Data 4 RED Data 3 RED Data 2 RED Data 1 RED Data 0 (LSB) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. |
| +GREEN 5 (EG5/OG5) +GREEN 4 (EG4/OG4) +GREEN 3 (EG3/OG3) +GREEN 2 (EG2/OG2) +GREEN 1 (EG1/OG1) +GREEN 0 (EG0/OG0) (EVEN/ODD) | GREEN Data 5 (MSB) GREEN Data 4 GREEN Data 3 GREEN Data 2 GREEN Data 1 GREEN Data 0 (LSB) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel |
| +BLUE 5 (EB5/OB5) +BLUE 4 (EB4/OB4) +BLUE 3 (EB3/OB3) +BLUE 2 (EB2/OB2) +BLUE 1 (EB1/OB1) +BLUE 0 (EB0/OB0) (EVEN/ODD) | BLUE Data 5 (MSB) BLUE Data 4 BLUE Data 3 BLUE Data 2 BLUE Data 1 BLUE Data 0 (LSB) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. |
| DTCLK (EVEN/ODD) | Data Clock: The typical frequency is 54MHz/36MHz. The signal is used to strobe the pixel + data and the + DSPTMG |
| +DSPTMG (DSP) | When the signal is high, the pixel data shall be valid to be displayed. |
| VSYNC (V-S) | Vertical Sync: This signal is synchronized with DTCLK. |
| HSYNC (H-S) | Horizontal Sync: This signal is synchronized with DTCLK. |
| VDD | Power Supply |
| GND | Ground |
| V _{EEDID} | EEDID 3.3V Power Supply |
| CLK _{EEDID} | EEDID Clock |
| Data _{EEDID} | EEDID Data |

Note: Output signals except V_{EEDID}, CLK_{EEDID} and Data_{EEDID} from any system shall be Hi-Z state when VDD is off.
VSYNC should start with active high (positive pulse) signal from when VDD is supplied and its polarity should not be changed.

5.4 Interface Signal Electrical Characteristics

5.4.1 Signal Electrical Characteristics for LVDS Receiver

The LVDS receiver equipped in this LCD module is compatible with ANSI/TIA/TIA-644 standard.

Table Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit | Conditions |
|--------------------------------------|------------------|--------------------------------|------------------------------|------|---|
| Differential Input High Threshold | V _{th} | | +100 | mV | V _{cm} =+1.2V |
| Differential Input Low Threshold | V _{tl} | -100 | | mV | V _{cm} =+1.2V |
| Magnitude Differential Input Voltage | V _{id} | 100 | 600 | mV | |
| Common Mode Voltage | V _{cm} | 0.825 + V _{id} /2 | 2.4 - V _{id} /2 | V | V _{th} - V _{tl} = 200mV |
| Common Mode Voltage Offset | ΔV _{cm} | -50 | +50 | mV | V _{th} - V _{tl} = 200mV |

Note:

- Input signals shall be low or Hi-Z state when VDD is off.
- All electrical characteristics for LVDS signal are defined and shall be measured at the interface connector of LCD. (See Figure "Measurement system").

Figure Voltage Definitions




Figure Measurement system




Table. Switching Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|---|-------------|------|------|------|----------|--|
| Clock Frequency | f_c | 51 | 54 | 57 | MHz | |
| Cycle Time | t_c | 17.5 | 18.5 | 19.6 | ns | |
| Data Setup Time (Note 2) | T_{su} | 700 | | | ps | $f_c = 54\text{MHz}$, $t_{CCJ} < 50\text{ps}$, $V_{th}-V_{tl} = 200\text{mV}$, $V_{cm} = 1.2\text{V}$, $\Delta V_{cm} = 0$ |
| Data Hold Time (Note 2) | T_{hd} | 700 | | | ps | |
| Cycle-to-cycle jitter (Note 3) | t_{CCJ} | -150 | | +150 | ps | |
| Cycle Modulation Rate (Note 4) | t_{CJavg} | | | 20 | ps/clock | |
| Clock skew between LVDS ODD/EVEN Channels | | | | 1 | ns | |

Note 1: All values are at $V_{DD}=3.3\text{V}$, $T_a=25$ degree C.

Note 2: See figure "Timing Definition" and "Timing Definition (detail A)" for definition.

Note 3: Jitter is the magnitude of the change in input clock period.

Note 4: This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles. This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.

Figure. Timing Definition (Even)




Figure. Timing Definition (Odd)






Figure. Timing Definition (detail A)



Note: Tsu and Thd are internal data sampling window of receiver. $Trskm$ is the system skew margin; i.e., the sum of cable skew, source clock jitter, and other inter-symbol interference, shall be less than $Trskm$.

5.4.2 LVDS Receiver Internal Circuit

Below figure shows the internal block diagram of the LVDS receiver.



5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection

Following the suggestions below will help to achieve optimal results.

- Use controlled impedance media for LVDS signals. They should have a matched differential impedance of 100ohm.
- Match electrical lengths between traces to minimize signal skew.
- Isolate TTL signals from LVDS signals.
- For cables, twisted pair, twinax, or flex circuit with close coupled differential traces are recommended.




5.5 Signal for Lamp Connector

| Pin # | Signal Name |
|-------|-------------------|
| 1 | Lamp High Voltage |
| 2 | Lamp Low Voltage |

6.0 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image.

Even and odd pair of RGB data are sampled at a time.





7.0 Parameter guide line for CFL Inverter

| PARAMETER | MIN | DP-1 | MAX | UNITS | CONDITION |
|-------------------------------|-------|------|-----|-------------------|-------------------------------|
| White Luminance | - | 200 | - | cd/m ² | (Ta=25 deg.C) |
| CFL current (ICFL) | 3.0 | 6.5 | 7.0 | mArms | (Ta=25 deg.C) |
| CFL Frequency (FCFL) | 40 | | 70 | KHz | (Ta=25 deg.C) (Note 1) |
| CFL Ignition Voltage (Vs) | 1,600 | - | - | Vrms | (Ta=0 deg.C) (Note 3) |
| CFL Voltage (Reference)(VCFL) | - | 630 | - | Vrms | (Ta=25 deg.C) (Note 2) |
| CFL Power consumption (PCFL) | - | 4.1 | 4.5 | W | (Ta=25 deg.C) (Note 2) |

*1 All of characteristics listed are measured under the condition using the Test inverter.

*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.

*3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.

*4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.

*5 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

*6 It should be employed the inverter which has 'Duty Dimming', if ICFL is less than 4[mA].


Note 1: CFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.

Note 2: Calculated value for reference (ICFL x VCFL = PCFL).

Note 3: CFL inverter should be able to give out a power that has a generating capacity of over 1,600 voltage. Lamp units need 1,600 voltage minimum for ignition.

Note 4: DP-1 (Design Point-1) is recommended Design Point.

The following chart is Luminance versus Lamp Power for your reference.





8.0 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS86 (Texas Instruments) or equivalent.

8.1 Timing Characteristics

Timing Characteristics

| Signal | Item | Symbol | MIN. | TYP. | MAX. | Unit |
|---------|----------------|--------|-------|-------|--------|---------|
| DTCLK | Frequency | Fdck | 51 | 54 | 57 | [MHz] |
| | | Tck | | 18.5 | | [ns] |
| +V-Sync | Frame Rate | Fv | - | 60 | - | [Hz] |
| | | Tv | - | 16.67 | - | [ms] |
| | | Nv | 1058 | 1066 | 2046 | [lines] |
| | V-Active Level | Tva | 15.63 | 46.89 | 969.06 | [us] |
| | | Nva | 1 | 3 | 62 | [lines] |
| | V-Back Porch | Nvb | 6 | 12 | 125 | [lines] |
| | V-Front Porch | Nvf | 1 | 1 | | [lines] |
| +DSPTMG | V-Line | m | | 1050 | | [lines] |
| +H-Sync | Scan Rate | Fh | - | 63.98 | - | [KHz] |
| | | Th | - | 15.63 | - | [us] |
| | | Nh | 762 | 844 | 1023 | [Tck] |
| | H-Active Level | Tha | | 1.037 | | [us] |
| | | Tha | 8 | 56 | 250 | [Tck] |
| | H-Back Porch | Thb | 26 | 64 | 300 | [Tck] |
| | H-Front Porch | Thf | 8 | 24 | | [Tck] |
| +DSPTMG | Display | Thd | | 12.96 | | [us] |
| +DATA | Data Even/Odd | n | | 1400 | | [dots] |

Note: Positive Hsync polarity is recommended. Only positive Vsync is acceptable.


When there are invalid timing, Display appears black pattern.

Synchronous Signal Defects and enter Auto Refresh for LCD Module protection Mode.

8.2 Timing Definition


8.2.1 Vertical Timing Table

| Support mode | Tvblk Vertical Blanking | m Active Field | Tvf VSYNC Front Porch | Tv,Nv Frame Time | Tva VSYNC Width | Tvb VSYNC Back Porch |
|---|-------------------------------|---------------------------|--------------------------|---------------------------|-----------------------|-------------------------|
| 1400 x 1050 (H line rate : 15.63 us) | 0.250 ms (16 lines) | 16.411 ms (1050 lines) | 0.016 ms (1 line) | 16.661 ms (1066 lines) | 0.047 ms (3 lines) | 0.188 ms (12 lines) |



8.2.2 Horizontal Timing Table

| Support mode | Thblk Horizontal Blanking | Thd Active Field | Thf HSYNC Front Porch | Th,Nh H Line Time | Tha HSYNC Width | Thb HSYNC Back Porch |
|---|---------------------------------|--------------------------|--------------------------|--------------------------|------------------------|-------------------------|
| 1400 x 1050 Dotclock : 108.000 MHz (54.000MHz x2) | 2.667 us (288 dots) | 12.963 us (1400 dots) | 0.444 us (48 dots) | 15.630 us (1688 dots) | 1.037 us (112 dots) | 1.185 us (128 dots) |





9.0 Power Consumption


Input power specifications are as follows;


| SYMBOL | PARAMETER | Min | Typ | Max | UNITS | CONDITION |
|--------|--|-----|-----|-----|---------|-------------------------------|
| VDD | Logic/LCD Drive Voltage | 3.0 | 3.3 | 3.6 | [V] | Load Capacitance 50 uF |
| PDD | VDD Power | | | 2.8 | [W] | MAX. Pattern, VDD=3.6[V] |
| PDD | VDD Power | | 2.5 | 2.7 | [W] | All White Pattern, VDD=3.3[V] |
| IDD | VDD Current | | | 930 | [mA] | MAX Pattern, VDD=3.0[V] |
| IDD | VDD Current | | 760 | | [mA] | All White Pattern, VDD=3.3[V] |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | | | 100 | [mVp-p] | |
| VDDns | Allowable Logic/LCD Drive Ripple Noise | | | 100 | [mVp-p] | |

Note: MAX. Pattern : Horizontal pixel Stripe.

10.0 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.





| | | | | | | | | | | | |
|-------------|-----|--------------------|------|--------|------|--------|------|--------|------|----------|-----------------|
| REL FOR GRN | QTY | TECHNICAL APPROVAL | DATE | EC NO. | DATE | EC NO. | DATE | EC NO. | DATE | PART NO. | DEVELOPMENT NO. |
| | | ELECTRICAL | | | | | | | | 000T002 | |
| | | MATERIAL | | | | | | | | | |

SHEET 2 OF 2

| | | | |
|--------------------|----------------------------------|------------------------|---------------|
| IBM MATERIAL NO. | MUST CONFORM TO EMB SPEC: 402224 | SCALE: | PART NO. |
| MATL ALTERNATE NO. | 482772 | 1:1 | 000T002 |
| CASE DEPTH | TOLERANCES UNLESS NOTED | THIRD ANGLE PROJECTION | TITLE REF DNO |
| HARDNESS | LINER ± | | WISPP3-L04 |
| FINISH | RADI ± | | DESIGNER |
| SPACING | EDGE/ CORNER BREAK | | T.K. |
| | INSIDE MAX | | CHECKED |
| | INSIDE MIN | | T.T |
| | | | APPROVED |
| | | | T.M |
| | | | T.H |
| | | | OTMAY09 |
| | | | OTMAY09 |
| | | | OTMAY09 |

SHEET 2 OF 2

000T002



12.0 National Test Lab Requirement

The display module will satisfy all requirements for compliance to

| | |
|----------------------------|---|
| UL 60950, 3rd Edition | U.S.A. Information Technology Equipment |
| CAN/CSA-C22.2 No. 60950-00 | Canada, Information Technology Equipment |
| IEC 60950 (3rd. Ed.) | International, Information Technology Equipment |
| EN 60950 (3rd. Ed.) | International, Information Technology Equipment (European Norm for IEC60950) |

Conditions of Acceptability

For use only in or with complete equipment where the acceptability of the combination is determined by Underwriters laboratories Inc.

When installed in an end-product, consideration must be given to the following:

- The terminals and connectors are suitable for factory wiring only.
- The component has been evaluated for use in a Pollution Degree 2 environment.
- Need for fire and/or electrical enclosures shall be considered in end product.
- The unit is intended to be supplied by SELV and Limited Power Source. Also separated from electrical parts, which may produce high temperature that could cause ignition by at least 13 mm of air or by a solid barrier of material of V-1 minimum due to materials having no flammability rating.
- Back light lamp is rated 630 V rms, 6.5 mA, and intended to be supplied by Limited Current Circuit.
- Insulation between Backlight circuit and other SELV circuit has not been evaluated. Additional consideration shall be made if backlight is supplied by a source other than limited current circuit.

***** End Of Page *****