

CY62138EV30 MoBL[®] 2 Mbit (256K x 8) MoBL[®] Static RAM

Features

- Very high speed: 45 ns □ Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62138CV30
- Ultra low standby power
 Typical standby current: 1 μA
 Maximum standby current: 7 μA
- Ultra low active power
 Typical active current: 2 mA at f = 1 MHz
- **Easy** memory expansion with \overline{CE} and \overline{OE} features
- Automatic power down when deselected
- Complementary metal oxide semiconducor (CMOS) for optimum speed and power
- Offered in Pb-free 36-ball ball grid array (BGA) package

Functional Description


The CY62138EV30^[1] is a high performance CMOS static RAM organized as 256K words by eight bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life[™] (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption when deselected (CE HIGH).

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking Chip Enable (\underline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins $(I/O_0 \text{ through } I/O_7)$ are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).

Logic Block Diagram



Note 1. For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on http://www.cypress.com.

٠

Cypress Semiconductor Corporation Document #: 38-05577 Rev. *C 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 17, 2011




Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Electrical Characteristics4	
Capacitance	5
Thermal Resistance	
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	6
Switching Waveforms	6

Ordering Information	9
Ordering Code Definition	9
Package Diagram	
Acronyms	10
Document Conventions	10
Units of Measure	10
Document History Page	11
Sales, Solutions, and Legal Information	12
Worldwide Sales and Design Support	12
Products	12
PSoC Solutions	12



Pin Configuration^[2]



Product Portfolio

							Power	Dissipatio	า	
Product	Vc	_C Range ((V)	Speed		Operating	J I _{CC} (mA)		Standby	Ι (μ Δ)
FIGUUCE				(ns)	f = 1 MHz f = f _{max}		- Standby I _{SB2} (μΑ)			
	Min	Typ ^[3]	Max		Typ ^[3]	Мах	Typ ^[3]	Max	Typ ^[3]	Max
CY62138EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

Notes

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	55 °C to +125 °C
Supply voltage to ground potential	–0.3 V to V _{CC(MAX)} + 0.3 V
DC voltage applied to outputs in High Z state ^[4,5]	–0.3 V to V _{CC(MAX)} + 0.3 V

Electrical Characteristics Over the Operating Range

DC input voltage ^[4,5]	-0.3 V to V _{CC(MAX)} + 0.3 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

Product	Range	Ambient Temperature	V_{CC} ^[6]	
CY62138EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

				CY	62138EV30-	45	
Parameter	Description	Test Conditions		Min	Typ ^[7]	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = –0.1 mA	V _{CC} = 2.20 V	2.0	_	-	V
		I _{OH} = -1.0 mA	V _{CC} = 2.70 V	2.4	-	-	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	V _{CC} = 2.20 V	_	_	0.4	V
		I _{OL} = 2.1 mA	V _{CC} = 2.70 V	-	-	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to	V _{CC} = 2.2 V to 2.7 V		-	V _{CC} + 0.3V	V
		V _{CC} = 2.7 V to	/ _{CC} = 2.7 V to 3.6 V		_	V _{CC} + 0.3V	V
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to	V _{CC} = 2.2 V to 2.7 V		-	0.6	V
		V _{CC} = 2.7 V to 3.6 V		-0.3	-	0.8	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_C$	$GND \leq V_1 \leq V_{CC}$		-	+1	μA
I _{OZ}	Output leakage current	GND <u>≤</u> V _O <u>≤</u> V Output disable	$GND \leq V_O \leq V_{CC},$ Output disabled		-	+1	μA
I _{CC}	V _{CC} Operating supply	$f = f_{max} = 1/t_{RC}$	V _{CC} = V _{CCmax} I _{OUT} = 0 mA	-	15	20	mA
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	2	2.5	mA
I _{SB1} ^[8]	Automatic CE power down current — CMOS inputs	$\label{eq:central_constraint} \begin{array}{l} \overline{\text{CE}} \geq V_{CC} - 0.2 \; \text{V}, \; V_{\text{IN}} \geq V_{CC} - 0.2 \; \text{V}, \\ V_{\text{IN}} \leq 0.2 \; \text{V}), \; \text{f} = f_{max} \; (\text{Add} \underline{\text{ress}} \; \text{and} \\ \text{data only}), \; \text{f} = 0 \; (\text{OE}, \; \text{and} \; \overline{\text{WE}}), \\ V_{CC} = 3.60 \; \text{V} \end{array}$		-	1	7	μA
I _{SB2} ^[8]	Automatic CE power down current — CMOS inputs	$ \overline{CE} \ge V_{CC} - 0.2 \\ V_{IN} \ge V_{CC} - 0.2 \\ f = 0, V_{CC} = 3.0 $	2 V or V _{IN} <u><</u> 0.2 V,	_	1	7	μΑ

Notes

- 4. $V_{IL(min.)} = -2.0 \text{ V}$ for pulse durations less than 20 ns. 5. $V_{IH(max)} = V_{CC}+0.75 \text{ V}$ for pulse durations less than 20 ns.
- 6. Full device AC operation assumes a 100 μ s ramp time from 0 to V_{CC}(min.) and 200 μ s wait time after V_{CC} stabilization. 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C
- 8. Chip enable (CE) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.




Capacitance


Parameter ^[9]	Description	Test Conditions	Мах	Unit
C _{IN}	Input capacitance	$T_{A} = 25 \text{ °C}, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ.)}$	10	pF

Thermal Resistance

R1

Parameter ^[9]	Description	Test Conditions	BGA	Unit
Θ _{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	72	°C / W
Θ _{JC}	Thermal resistance (junction to case)		8.86	°C / W





Equivalent to: THÉVENIN EQUIVALENT


R_{TH} ОUTPUT • V_{TH}

Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ ^[10]	Max	Unit
V _{DR}	V _{CC} for data retention		1	-	-	V
I _{CCDR} ^[11]	Data retention current	$ \begin{array}{l} V_{CC} = 1 \text{V}, \ \overline{\text{CE}} \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \text{ or } V_{IN} \leq 0.2 \text{ V} \end{array} $	_	0.8	3	μA
t _{CDR} [9]	Chip deselect to data retention time		0	-	-	ns
t _R ^[12]	Operation recovery time		45	-	-	ns

Data Retention Waveform



Notes

9. Tested initially and after any design or process changes that may affect these parameters.

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C

11. Chip enable $\overline{(CE)}$ must be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ specification. Other inputs can be left floating.

12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} \geq 100 µs or stable at V_{CC(min.)} \geq 100 µs.




Switching Characteristics

Over the Operating Range

Parameter ^[13]	Deparimition	45	i ns	Unit
Parameter	Description	Min	Max	Unit
Read Cycle				
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	-	45	ns
t _{OHA}	Data hold from address change	10	-	ns
t _{ACE}	CE LOW to data valid	-	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to Low Z ^[14]	5	_	ns
t _{HZOE}	OE HIGH to High Z ^[14,15]	-	18	ns
t _{LZCE}	CE LOW to Low Z ^[14]	10	_	ns
t _{HZCE}	CE HIGH to High Z ^[14,15]	-	18	ns
t _{PU}	CE LOW to power-up	0	_	ns
t _{PD}	CE HIGH to power-up	-	45	ns
Write Cycle ^[16]				
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE LOW to write end	35	_	ns
t _{AW}	Address setup to write end	35	-	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	35	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to High Z ^[14,15]	_	18	ns
t _{LZWE}	WE HIGH to Low Z ^[14]	10	_	ns

Switching Waveforms





Notes

13. Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in AC Test Loads and Waveforms.
14. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
15. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the output enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write. 17. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.

18. WE is HIGH for read cycle.



Switching Waveforms (continued)






Figure 3. Read Cycle No. 2: OE Controlled ^[19, 20]





Notes

19. WE is HIGH for read cycle.

20. Address valid prior to or coincident with \overline{CE} transition LOW.

21. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 22. During this period, the I/Os are in output state and input signals should not be applied. 23. If \overline{OE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in high impedance state.



Switching Waveforms (continued)




Figure 5. Write Cycle No. 2 CE Controlled ^[24, 25]

Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
H ^[27]	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	L	Data out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	Data in (I/O ₀ –I/O ₇)	Write	Active (I _{CC})

Notes


- 24. Data I/O is high impedance if \overline{OE} = V_{IH} 25. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in high impedance state. 26. During this pe<u>riod</u>, the I/Os are in output state and input signals should not be applied. 27. Chip enable (CE) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.



Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62138EV30LL-45BVXI	51-85149	36-Ball Very Fine Pitch BGA (6 mm × 8 mm × 1 mm) (Pb-free)	Industrial

Ordering Code Definition






Package Diagram



TOP VIEW

Figure 7. 36-Ball VFBGA (6 x 8 x 1 mm) (51-85149)



51-85149-*D

Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball gird array
TSOP	thin small outline package

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microamperes
mA	milliampere
MHz	megahertz
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts



Document History Page

	Title: CY62 [°] Number: 38		L [®] 2 Mbit (256)	(x 8) MoBL [®] Static RAM
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	237432	AJU	See ECN	New data sheet
*А	427817	NXR	See ECN	Removed 35 ns Speed Bin Removed "L" version Removed 32-pin TSOPII package from product Offering. Changed ball C3 from DNU to NC. Removed the redundant footnote on DNU. Moved Product Portfolio from Page # 3 to Page #2. Changed I _{CC} (Max) value from 2 mA to 2.5 mA and I _{CC} (Typ) value from 1.5 mA to 2 mA at f = 1 MHz Changed I _{CC} (Typ) value from 12 mA to 15 mA at f = f _{max} =1/t _{RC} Changed I _{SB1} and I _{SB2} Typ. values from 0.7 μ A to 1 μ A and Max. values from 2.5 μ A to 7 μ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed I _{CCDR} from 1.5V to 1V on Page# 4. Changed I _{CCDR} from 1.5V to 1V on Page# 4. Changed I _{CCDR} from 1.5V to 3 μ A in the Data Retention Characteristics table on Page # 4. Corrected t _R in Data Retention Characteristics from 100 μ s to t _{RC} ns Changed t _{HZOE} , t _{HZWE} from 6 ns to 10 ns Changed t _{HZOE} , t _{HZWE} from 15 ns to 18 ns Changed t _{SD} from 20 ns to 25 ns Changed t _{SD} from 25 ns to 35 ns Updated the Ordering Information table and replaced Package Name column with Package Diagram.
*B	2604685	VKN/PYRS	11/12/08	Added footnote 7 related to I _{SB2} and I _{CCDR}
*C	3143896	RAME	01/17/2011	Updated Datasheet as per new template Added Ordering Code Definition Added Acronyms and Units of Measure table Converted all tablenotes to Footnote Updated Package Diagram 51-85149 from *C to *D



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05577 Rev. *C

Revised January 17, 2011

Page 12 of 12

All products and company names mentioned in this document may be the trademarks of their respective holders.