

Description

The μPD43259A is a 32,768-word by 9-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors to make the μPD43259A a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of the other inputs' levels. The μPD43259A is available in standard 32-pin plastic DIP or SOJ packaging.

Features


- Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One \overline{CS} pin and one \overline{OE} pin for easy application
- Standard 32-pin plastic DIP and SOJ packaging
- Fast access time of 15 ns (max)

Ordering Information

Part Number	Access Time (max)	Package
μPD43259ACR-15	15 ns	32-pin plastic DIP
CR-20	20 ns	
CR-25	25 ns	
μPD43259ALA-15	15 ns	32-pin plastic SOJ
LA-20	20 ns	
LA-25	25 ns	

Pin Configuration

32-Pin Plastic DIP or SOJ




83YL-7534A

20e

Pin Identification

Symbol	Function
$A_0 - A_{14}$	Address inputs
$I/O_1 - I/O_9$	Data inputs and outputs
\overline{CS}	Chip select
\overline{OE}	Output enable
\overline{WE}	Write enable
GND	Ground
V_{CC}	+5-volt power supply
NC	No connection

Block Diagram



83YL-7535B

Truth Table

Function	CS	OE	WE	I/O	I _{CC}
Not selected	H	X	X	High-Z	Standby
Outputs disabled	L	H	H	High-Z	Active
Read	L	L	H	D _{OUT}	Active
Write	L	X	L	D _{IN}	Active

Notes:

(1) X = don't care.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage, low (Note 1)	V _{IL}	-0.5		0.8	V
Input voltage, high	V _{IH}	2.2		V _{CC} + 0.3	V
Ambient temperature	T _A	0		70	°C

Notes:

(1) -3.0 V minimum (pulse width = 10 ns).

DC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	I _{LI}	-2		2	μA	V _{IN} = 0 V to V _{CC}
I/O leakage current	I _{LO}	-2		2	μA	V _{I/O} = 0 V to V _{CC} ; CS ≥ V _{IH} or OE ≥ V _{IH} or WE ≤ V _{IL}
Standby supply current	I _{SB}			30	ma	CS ≥ V _{IH} ; V _{IN} = V _{IH} or V _{IL}
	I _{SB1}			2	mA	CS ≥ V _{CC} - 0.2 V; V _{IN} ≤ 0.2 V or ≥ V _{CC} - 0.2 V
Output voltage, low	V _{OL}			0.4	V	I _{OL} = 8 mA
Output voltage, high	V _{OH}	2.4			V	I _{OH} = -4.0 mA

Absolute Maximum Ratings

Supply voltage, V_{CC} (Note 1)	-0.5 to +7.0 V
Input voltage, V_{IN} (Note 1)	-0.5 to $V_{CC} + 0.5$ V
Output voltage, V_{IO} (Note 1)	-0.5 to $V_{CC} + 0.5$ V
Operating temperature, T_{OPR}	0 to +70°C
Storage temperature, T_{STG}	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V minimum (pulse width = 10 ns).

AC Characteristics

$T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ±10%

Parameter	Symbol	μPD43259A-15		μPD43259A-20		μPD43259A-25		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Read Operation									
Operating supply current	I_{CC}		150		140		130	mA	$\overline{CS} \leq V_{IL}$ (min cycle); $I_{VO} = 0$ mA
Read cycle time	t_{RC}	15		20		25		ns	(Note 2)
Address access time	t_{AA}		15		20		25	ns	(Note 2)
Chip select access time	t_{ACS}		15		20		25	ns	(Note 2)
Output enable to output valid	t_{OE}		9		10		12	ns	(Note 2)
Output hold from address change	t_{OH}	3		3		3		ns	(Note 2)
Chip select to output in low-Z	t_{CLZ}	3		3		3		ns	(Note 3)
Output enable to output in low-Z	t_{OLZ}	0		0		0		ns	(Note 3)
Chip select to output in high-Z	t_{CHZ}		10		10		10	ns	(Note 3)
Output enable to output in high-Z	t_{OHZ}		8		8		10	ns	(Note 3)
Write Operation									
Write cycle time	t_{WC}	15		20		25		ns	
Chip select to end of write	t_{CW}	12		13		15		ns	
Address valid to end of write	t_{AW}	12		13		15		ns	
Address setup time	t_{AS}	0		0		0		ns	
Write pulse width	t_{WP}	12		13		15		ns	
Write recovery time	t_{WR}	0		0		0		ns	
Data valid to end of write	t_{DW}	9		10		12		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write enable to output in high-Z	t_{WHZ}		8		8		10	ns	(Note 3)
Output active from end of write	t_{OW}	0		0		0		ns	(Note 3)

Notes:

- (1) Input pulse levels = 0 to 3 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V.
- (2) See figure 1 for output load.
- (3) See figure 2 for output load.

Capacitance

$T_A = +25^\circ\text{C}$; $f = 1$ MHz; V_{IN} and $V_{OUT} = 0$ V

Parameter	Symbol	Min	Max	Unit
Input capacitance	C_I		6	pF
Input/output capacitance	C_{IO}		8	pF

Notes:

(1) This parameter is sampled and not 100% tested.

20e

20E-3

Figure 1. Output Load






Figure 2. Output Load for t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{WHZ} , and t_{OW}




Timing Waveforms

Address Access Cycle




Chip Select Access Cycle



20e

Timing Waveforms (cont)


WE-Controlled Write Cycle



831H-6436B

Timing Waveforms (cont)

\overline{CS} -Controlled Write Cycle



20e