# CAT64LC40/CAT64LC40I

4K-Bit SERIAL E2PROM

# **FEATURES**

- SPI Bus Compatible
- **Low Power CMOS Technology**
- 2.5V to 5.5V Operation
- Self-Timed Write Cycle with Auto-Clear
- Hardware Reset Pin
- Hardware and Software Write Protection

- Power-Up Inadvertant Write Protection
- RDY/BUSY Pin for End-of-Write Protection
- 100,000 Program/Erase Cycles
- 100 Year Data Retention
- ZERO Power™ (CAT64LC40Z) Version Available
- Optional High Endurance Device Available

# DESCRIPTION

The CAT64LC40 and CAT64LC40I are 4K bit Serial E<sup>2</sup>PROM memory devices which are configured as 256 registers by 16 bits. Each register can be written (or read) serially by using the DI (or DO) pin. The CAT64LC40/CAT64LC40I is manufactured using

Catalyst's advanced CMOS E2PROM floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in 8 pin DIP or SO packages.


## PIN CONFIGURATION

DIP Package	SO Package J		SO Pac	kage S
CS □ •1 8 □ Vcc SK□ 2 7 □ RDY/BUSY DI□ 3 6 □ RESET DO□ 4 5 □ GND	RDY/BUSY [ ] •1  VCC [ ] 2  CS [ ] 3  SK [ ] 4	8	CS C •1 SK C 2 DI C 3 DO C 4	8 TJ VCC 7 TJ RDY/BUSY 6 TJ RESET 5 TJ GND

# PIN FUNCTIONS

Pin Name	Function
CS	Chip Select
SK	Clock Input
DI	Serial Data Input
DO	Serial Data Output
Vcc	+2.5V to +5.5V Power Supply
GND	Ground
RESET	Reset
RDY/BUSY	Ready/BUSY Status

# **BLOCK DIAGRAM**



TD 5068

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to Ground <sup>(1)</sup> 2.0V to +V <sub>CC</sub> +2.0V
V <sub>CC</sub> with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability (Ta = 25°C)1.0W
Lead Soldering Temperature (10 secs)300°C
Output Short Circuit Current <sup>(2)</sup> 100 mA

# \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

### RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N <sub>END</sub> (3)	Endurance	100,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> (3)	Data Retention	100		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> (3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

# CAPACITANCE (TA = 25°C, f= 1.0 MHz, V<sub>CC</sub> = 5.5V)

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> (3)	Input/Output Capacitance (DO, RDY/BUSY)	8	pF	V <sub>1/O</sub> = 0V
C <sub>IN</sub> (3)	Input Capacitance (CS, SK, DI, RESET)	6	pF	V <sub>IN</sub> = 0V

#### Note:

(2) Output shorted for no more than one second. No more than one output shorted at a time.

(3) This parameter is tested initially and after a design or process change that affects the parameter.

<sup>(1)</sup> The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns, Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.

<sup>(4)</sup> Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

# CATALYST SEMICONDUCTOR \_\_\_\_\_

# **D.C. OPERATING CHARACTERISTICS**

CAT64LC40 T<sub>A</sub>= 0°C to +70°C, V<sub>CC</sub> = +2.5V to +5.5V, unless otherwise specified. CAT64LC40I T<sub>A</sub>= -40°C to +85°C, V<sub>CC</sub> = +2.5V to +5.5V, unless otherwise specified.

	Limits								
Sym.	Sym. Parameter			Min.	Тур.	Max.	Units	<b>Test Conditions</b>	
lcc	Operating Current	2.5V				0.4	mA	f <sub>SK</sub> = 250 kHz	
	EWEN, EWDS, READ	5,5V				1.0	] [	f <sub>SK</sub> = 1 MHz	
Icce	Program Current	2.5V				2.0	mA		
		5.5V				3.0			
IsB	Standby Current	Standa	ard			3.0	μА	V <sub>IN</sub> = GND or V <sub>CC</sub>	
I <sub>SBZ</sub> (5)		ZERO	Pwr™			0	]	$\overline{CS} = V_{CC}$	
ILI	Input Leakage Current				2.0	μА	V <sub>IN</sub> = GND to V <sub>CC</sub>		
llo	Output Leakage Current				10	μА	Vout = GND to Vcc		
VIL	Low Level Input Voltage, DI		-0.1		V <sub>CC</sub> x 0.3	V			
VIH	High Level Input Voltag	ge, DI		V <sub>CC</sub> x 0.7		Vcc + 0.5	٧		
VIL	Low Level Input Voltag CS, SK, RESET	e,		-0.1		V <sub>CC</sub> x 0.2	V		
V <sub>IH</sub>	High Level Input Voltag	ge,		V <sub>CC</sub> x 0.8		Vcc + 0.5	V		
VoH	High Level Output Volt	age	2.5V	Vcc - 0.3		<del></del>	٧	Іон = −10μА	
		Ţ.	4.5V	V <sub>CC</sub> - 0.3			<b>1</b>	I <sub>OH</sub> = -10μA	
				2.4			1	I <sub>OH</sub> = -400μA	
VoL	Low Level Output Volta	age :	2.5V			0.4	V	lo <sub>L</sub> = 10μA	
			4.5V					loL = 2.1 mA	

<sup>(5)</sup> Standby Current (I<sub>SBZ</sub>) = 0μA (<900nA)

# **A.C. OPERATING CHARACTERISTICS**

CAT64LC40 T<sub>A</sub>= 0°C to +70°C,  $V_{CC}$  = +2.5V to +5.5V, unless otherwise specified. CAT64LC40I T<sub>A</sub>= -40°C to +85°C,  $V_{CC}$  = +2.5V to +5.5V, unless otherwise specified.

				Limits		
Symbol	Parameter		Min.	Тур.	Max.	Units
tcss	CS Setup Time	100		·	ns	
tcsH	CS Hold Time		100			ns
tois	DI Setup Time		200			ns
tDIH	DI Hold Time		200			ns
t <sub>PD1</sub>	Output Delay to 1				300	ns
t <sub>PD0</sub>	Output Delay to 0				300	ns
t <sub>HZ</sub> (6)	Output Delay to High Impendance	)	-		500	ns
tcsmin	Minimum CS High Time		250			ns
tskhi Minimum SK F	Minimum SK High Time	2.5V	1000			ns
		4.5V-5.5V	400			
tskLow	Minimum SK Low Time	2.5V	1000			ns
		4.5V-5.5V	400			
tsv	Output Delay to Status Valid				500	ns
fsĸ	Maximum Clock Frequency	2.5V	250			kHz
		4.5V-5.5V	1000			
tress	Reset to CS Setup Time		0			ns
tresmin	Minimum RESET High Time	250			ns	
tresh	RESET to READY Hold Time	0			ns	
tRC	Write Recovery		100			ns

# POWER-UP TIMING(3)(7)

Symbol	Parameter	Min.	Max.	Units
tpur	Power-Up to Read Operation		10	με
t <sub>PUW</sub>	Power-Up to Program Operation		1	ms

# WRITE CYCLE LIMIITS

Symbol	Parameter		Min.	Max.	Units
twR	Program Cycle Time	2.5V		10	ms
		4.5V-5.5V		5	


- (3) This parameter is tested initially and after a design or process change that affects the parameter.(6) This parameter is sampled but not 100% tested.
- (7) tour and tour are the delays required from the time VCC is stable until the specified operation can be initiated.

# CATALYST SEMICONDUCTOR -

# **INSTRUCTION SET**

Instruction	Opcode	Address	Data
Read	10101000	A7 A6 A5 A4 A3 A2 A1 A0	D15-D0
Write	10100100	A7 A6 A5 A4 A3 A2 A1 A0	D15-D0
Write Enable	10100011	XXXXXXX	
Write Disable	10100000	XXXXXXX	
[Write All Locations] <sup>(8)</sup>	10100001	XXXXXXX	D15-D0

Figure 1. A.C. Testing Input/Output Waveform (9)(10)(11) (C<sub>1</sub> = 100 pF)



#### Note:


- (8) (Write All Locations) is a test mode operation and is therefore not included in the A.C./D.C. Operations specifications.
  (9) Input Rise and Fall Times (10% to 90%) < 10 ns.</li>
  (10) Input Pulse Levels = V<sub>CC</sub> x 0.2 and V<sub>CC</sub> x 0.8.
  (11) Input and Output Timing Reference = V<sub>CC</sub> x 0.3 and V<sub>CC</sub> x 0.7.


# **DEVICE OPERATION**

The CAT64LC40/CAT64LC40I is a 4K bit nonvolatile memory intended for use with all standard controllers. The CAT64LC40/CAT64LC40I is organized in a 256 x 16 format. All instructions are based on an 8 bit format. There are four 16 bit instructions: READ, WRITE, EWEN, and EWDS. The CAT64LC40/CAT64LC40I operates on a single power supply ranging from 2.5V to 5.5V and it has an on-chip voltage generator to provide the high voltage needed during a programming operation. In-

structions, addresses and data to be written are clocked into the DI pin on the rising edge of the SK clock. The DO pin is normally in a high impedance state except when outputting data in a READ operation or outputting RDY/BUSY status when polled during a WRITE operation.


The format for all instructions sent to this device includes a 4 bit start sequence, 1010, a 4 bit op code and an 8 bit address field or dummy bits. For a WRITE operation, a





5064 FHD F04

Figure 3. Read Instruction Timing



CATALYST SEMICONDUCTOR \_\_\_\_

16 bit data field is also required following the 8 bit address field.


The CAT64LC40/CAT64LC40I requires an active LOW CS in order to be selected. Each instruction must be preceded by a HIGH-to-LOW transition of CS before the input of the 4 bit start sequence. Prior to the 4 bit start sequence (1010), the device will ignore inputs of all other logical sequence.

# Read

Upon receiving a READ command and address (clocked into the DI pin), the DO pin will output data one ten after the falling edge of the 16th clock (the last bit of the address field). The READ operation is not affected by the RESET input.

#### Write

After receiving a WRITE op code, address and data, the device goes into the AUTO-Clear cycle and then the




WRITE cycle. The RDY/BUSY pin will output the BUSY status (LOW) one tsy after the rising edge of the 32nd clock (the last data bit) and will stay LOW until the write cycle is complete. Then it will output a logical "1" until the next WRITE cycle. The RDY/BUSY output is not affected by the input of CS.

An alternative to get RDY/BUSY status is from the DO pin. During a write cycle, asserting a LOW input to the CS pin will cause the DO pin to output the RDY/BUSY status. Bringing CS HIGH will bring the DO pin back to a high impedance state again. After the device has completed a WRITE cycle, the DO pin will output a

logical "1" when the device is deselected. The rising edge of the first "1" input on the DI pin will reset DO back to the high impedance state again.

The WRITE operation can be halted anywhere in the operation by the RESET input. If a RESET pulse occurs during a WRITE operation, the device will abort the operation and output a READY status.

NOTE: Data may be corrupted if a RESET occurs while the device is BUSY. If the reset occurs before the BUSY period, no writing will be initiated. However, if RESET occurs after the BUSY period, new data will have been written over the old data.



# RESET

The RESET pin, when set to HIGH, will reset or abort a WRITE operation. When RESET is set to HIGH while the WRITE instruction is being entered, the device will not execute the WRITE instruction and will keep DO in High-Z condition.

When RESET is set to HIGH, while the device is in a clear/write cycle, the device will abort the operation and will display READY status on the RDY/BUSY pin and on the DO pin if  $\overline{\text{CS}}$  is low.


The RESET input affects only the WRITE and WRITE ALL operations. It does not reset any other operations

such as READ, EWEN and EWDS.

# **ERASE/WRITE ENABLE and DISABLE**

The CAT64LC40/CAT64LC40I powers up in the erase/ write disabled state. After power-up or while the device is in an erase/write disabled state, any write operation must be preceded by an execution of the EWEN instruction. Once enabled, the device will stay enabled until an EWDS has been executed or a power-down has occured. The EWDS is used to prevent any inadvertent overwriting of the data. The EWEN and EWDS instructions have no affect on the READ operation and are not affected by the RESET input.

Figure 8. EWDS Instruction Timing



4-29