

# 27HC64

# 64K (8K x 8) High Speed CMOS UV Erasable PROM


## **FEATURES**


- · Bipolar Performance
  - 40ns Maximum Access Time
- CMOS Technology For Low Power Consumption
  - 80mA Active Current
  - 100μA Standby Current (Low Power Option)
- · OTP (One Time Programming) Available
- · Auto-Insertion-Compatible Plastic Packages
- Auto ID™ Aids Automated Programming
- · Separate Chip Enable and Output Enable Controls
- Two Programming Algorithms Allow Improved Programming Times
- Fast Programming
- Express
- · Organized 8K x 8: JEDEC Standard Pinouts
  - 28 Pin Dual in Line Package
  - 32 Pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
  - Commercial: 0° C to 70° C
  - -- Industrial: -40° C to 85° C
- Military\*\*: -55' C to 125' C

#### DESCRIPTION

The Microchip Technology Inc 27HC64 is a CMOS 64K bit ultraviolet light Erasable (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). An advanced CMOS design allows bipolar speed with a significant reduction in power over bipolar PROMs. A low power option (L) allows further standby power reduction to 100μA. The 27HC64 is configured in a standard 64K EPROM pinout, which allows an easy upgrade for 27C64 sockets. This very high speed device allows digital signal processors (DSP) or other sophisticated microprocesors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. One Time Programming (OTP) is available for low cost (plastic) applications.





<sup>\*\*</sup> See 27HC64 Military Data sheet DS60006

PIN FUNCTION TABLE								
Name	Function							
A0 - A12 CE OE PGM VPP O0 - O7 VCC VSS NC	Address Inputs Chip Enable Output Enable Program Enable Programming Voltage Data Output +5V Power Supply Ground No Connection; No Internal Connection Not Used; No External Connection Is Allowed							

# **ELECTRICAL CHARACTERISTICS** Maximum Ratings\*

Vcc and input voltages w.r.t. Vss ... -0.6V to + 7.25V VPP voltage w.r.t. Vss during programming .....-0.6V to + 14V Voltage on A9 w.r.t. Vss.....-0.6V to +13.5V
Output voltage w.r.t. Vss.....-0.6V to Vcc +1.0V Storage temperature .....-65° C to 150° C Ambient temp. with power applied -65° C to 125° C ESD protection on all pins ......2KV

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **READ OPERATION DC Characteristics**

 $Vcc = +5V \pm 10\%$ 

Commercial: Tamb= 0° C to 70° C

Industrial: Tamb= -40° C to 85° C

Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	ali	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	<b>v</b> v	
Input Leakage	all		IL.I	-10	10	μА	VIN= 0 to VCC
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	v v	Юн = - 4mA ЮL = 16mA
Leakage	all		lLO	-10	10	μА	Vout = 0V to Vcc
Input Capacitance	all		Cin		6	pF	Vin = 0V; Tamb = 25° C f = 1MHz
Output Capacitance	all		Соит		12	рF	Vout = 0V;Tamb= 25° ( f = 1MHz
Power Suppy Current, Active	S,L SX,LX	TTL Input TTL Input	ICC1 ICC2		80 90	mA mA	$\begin{tabular}{lll} Vcc = 5.5V; VPP = Vcc \\ \hline $f = 2MHz; \\ \hline OE = CE = VII; \\ lout = 0mA; \\ VIL = -0.1 to 0.8 V; \\ VIH = 2.0 to Vcc; \\ Note 1 \end{tabular}$
Power Supply Current, Standby	S	<del>-</del>	ICC(S)1		40 50	mA mA	
Power Supply Current, Standby	L LX L, LX	TTL input TTL input CMOS input	ICC(S)2		2 3 100	mA mA μA	CE = Vcc ±0.2V
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc- 0.7	100 Vcc	μΑ V	VPP = 5.5V Note 2

<sup>\*</sup> Parts:

S = Standard Power; L = Low Power; X = Industrial Temp Range;

Notes: (1) AC Power component above 2 MHz: 3mA/MHz for standard part; 5 mA/MHz for industrial temperature range part.

<sup>(2)</sup> Vcc must be applied before (or simultaneously with VPP), and be removed after (or simultaneously with) VPP.

**READ OPERATION AC Characteristics**  AC Testing Waveform:

1 TTL Load + 30 pF Output Load:


Input Rise and Fall Times: 5 nsec Ambient Temperature:

Commercial: Tamb = 0° C to 70° C Tamb = -40° C to 85° C Industrial:

Parameter	Part*	Sym	27HC64-40		27HC64-45		27HC64-55		27HC64-70		Units	Conditions	
			Min	Max	Min	Мах	Min	Max	Min	Max			
Address to Output Delay	all	tacc		40		45		55	i	70	ns	CE = OE = VI	
CE to Output Delay	L S	tCE1		40 30		45 30		55 35		70 45	ris	OE = Vil	
OE to Output Delay	all	tOE		25		25		25	-	25	ns	CE = VIL	
CE or OE to O/P High Impedance	all	toff	0	20	0	20	0	20	0	25	ns		
Output Hold from Address CE or OE, which- ever goes first	all	tон	0		0		0		0		ns.		

<sup>\*</sup> Parts: S = Standard Power; L = Low Power

<sup>\*\* 27</sup>HC64-40 is only available in commercial temperature range



PROGRAMMING DC Characteristics	Ambient Temperature: Tamb = 25° C ±5° C For VPP and Vcc Voltages refer to Programming Algorithms							
Parameter	Status	Symbol	Min	Max	Units	Conditions		
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V			
input Leakage		iLi	-10	10	μА	VIN = OV to Vcc		
Output Voltages	Logic "1" Logic "0"	VOH VOL	2.4	0.45	V	Юн = - 4mA ЮL = 16mA		
Vcc Current, program & verify		lcc		80	mA	Note 1		
VPP Current,program		ipp		40	mA	Note 1		
A9 Product Identification		VH ,	11.5	12.5	V			

Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP

PROGRAMMING
AC Characteristics

AC Testing Waveform: VIH = 2.4 V and VIL = 0.45 V; VOH = 2.0 V; VOL = 0.8 V

Output Load:

1 TTL Load + 100 pF Ambient Temperature: Tamb = 25° C ±5° C

for Program, Program Verify and Program Inhibit Modes

For VPP and Vcc Voltages, refer to Programming Algorithms


		,	<del></del>		
Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	2		μs	
Data Set-Up Time	tos	2		με	
Data Hold Time	toн	2		μѕ	
Address Hold Time	tAH	0		μѕ	
Float Delay (3)	tor	0	130	ns	
Vcc Set-Up Time	tvcs	2		με	
Program Pulse Width (1)	tPW	0.95	1.05	ms	1 ms typical
Program Pulse Width (1)	tPW	95	105	μѕ	100 μs typical
CE Set-Up Time	tces	2		μs	
OE Set-Up Time	toes	2		με	
VPP Set-Up Time	tvps	2		μs	
Overprogram Pulse Width (2)	topw	2.85	78.75	ms	
Data Valid from OE	toe		100	ns	

Notes: (1) For Express algorithm, initial programming width tolerance is 100  $\mu sec \pm 5\%$ . For

fast programming algorithm, initial program pulse width tolerance is 1 msec±5%.

(2) For fast programming algorithm, the length of the overprogram pulse may vary from 2.85 to 78.75 msec as a function of the iteration counter value.

<sup>(3)</sup> This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



MODES

Notes:

CE	ŌĒ	PGM	VPP	A9	00 - 07
VIL	VIL	VIH	Vcc	х	Dout
VIL.	VIH	VIL	Vн	х	Din
VIL	ViL	ViH	VH	х	Dout
VIH	x	x	VH	x	High Z
ViH	Х	x	Vcc	х	High Z
VIL	VIH	ViH	Vcc	x	High Z
VIL	l VIL	ViH	Vcc	VH	Identity Cod
	VIL VIL VIH VIH VIL	VIL VIL VIL VIH VIL VIL VIH X VIH X VIH X	VIL VIL VIH VIL VIL VIL VIL VIH VIH X X X VIH VIL VIH VIH	VIL VIL VIH VCC VIL VIH VIL VH VIL VIL VIH VH VIH X X VH VIH X X VCC VIL VIH VIH VCC	VIL VIL VIH VCC X VIL VIH VIL VH X VIL VIL VIH VH X VIH X X VH X VIH X X VCC X VIL VIH VIH VCC X

X = Don't Care

#### **Read Mode**

(1) top and top are characteristics of the device but must be accommodated by the programmer

Vcc = 6.0 V  $\pm$ 0.25 V, VPP = VH = 12.5 V  $\pm$ 0.25 V for fast programming algorithm Vcc = 6.5 V  $\pm$ 0.25 V, VPP = VH = 13.0V  $\pm$ 0.25 V for Express algorithm

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the CE pin is low to power up (enable) the chip
- b) the OE pin is low to gate the data to the output pins.

For Read operations on the low powered version, if the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). A faster CE access time (tcE) is available on the standard part to provide the additional time for decoding of the CE signal. Data is transferred to the output after a delay from the falling edge of OE (toE).

T-46-13-29

#### Standby Mode

The standby mode is defined when the  $\overline{\text{CE}}$  pin is high (ViH).

When this condition is met, the supply current will drop from 80mA to  $100\mu A$  on the low power part and to 40mA on the standard part.

#### **Output Enable**

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when

The OE pin is high and a program is not defined.

#### **Erase Mode**

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 $\mu$ W/cm² for 20 minutes.

#### **Programming Mode**

Two programming algorithms are available. The fast programming algorithm is the industry-standard programming mode that requires both initial programming pulses and overprogramming pulses. A flowchart of the fast programming algorithm is shown in Figure 1.

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the Express algorithm is shown in Figure 2.

Programming takes place when:

- a) Vcc is brought to proper voltage,
- b) VPP is brought to proper VH level,
- c) the CE pin is low,
- d) the OE pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable, OE is high, CE is low and a low-going pulse on the PGM line programs that location.

#### **Verify**

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level.
- c) the CE line is low,
- d) the PGM line is high, and
- e) the OE line is low.

#### <u>Inhibit</u>


When programming multiple devices in parallel with different data, only  $\overline{CE}$  need be under separate control to each device. By pulsing the  $\overline{CE}$  line low on a particular device in conjunction with the  $\overline{PGM}$  line low, that device will be programmed; all other devices with  $\overline{CE}$  held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on  $\overline{CE}$  or  $\overline{PGM}$ ); and the device is inhibited from programming.


#### **Identity Mode**

In this mode specific data is outputted which identifies the manufacturer as Microchip Technology Inc., and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The CE and OE lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin	Input	Output								
Identity	A0	O 7	O 6	O 5	0	O 3	O 2	0	0	H e
Manufacturer Device Type*	VIL VIH	0 -	00	1 0	0	1	0	0	1	29 91

<sup>\*</sup> Code subject to change.





## **SALES AND SUPPORT**

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

