Features

- Organized as 2M x 8 bits
- Single 3.3V Power Supply
- Stacks of 16 SRAM 128K x AT65609E Die
- · Access Time: 40 ns read, 35 ns write
- Very Low Power Consumption
 - Active: 130 mW (Typ)Standby: 1 mW (Typ)
- TTL-Compatible Inputs and Outputs
- Die Designed on 0.35 Micron Process
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm²
- Tested up to a Total Dose of 200 krads (Si) according to MIL STD 883 Method 1019
- Wide Temperature Range -55°C to +125°C
- Built by 3D+ company, using 3D+ Die Stacking Technology and Tested by Atmel

Description

The AT61162E is a Rad Hard module, highly-integrated and very low-power CMOS static RAM organized as 2M x 8 bits. It is organized with 16 banks of 1 Mbit. Each bank has a 8-bit interface and is selected with 16 specific CS: 0 - 15. Banks are selectable by pairs with 8 specific BS: 0 - 7.

This module takes full benefit of the 3D+ cube technology, and it is assembled by 3D+ and tested by Atmel, using Atmel 65609E 1-Mbit SRAM die: it is built with 8 layers, each one housing 2 dies. 10 nF decoupling capacitors are embedded for each memory die.

This module brings the solution to applications where fast computing is as mandatory as low power consumption, for example: space electronics, portable instruments, or embarked systems.

AT61162E is processed according to the methods of the latest revision of the MIL PRF 38535, QML N (QML Q counterpart for plastic).

The package is a 64 gull wing pins dual in line, 11 mm wide, 28 mm long and 14.3 mm height and 0.8 mm pin pitch.




Rad Hard 2-Mbit x 8 SRAM Cube

AT61162E






Block Diagram



Pin Configuration



Pin Description

Pin Name	Function
AO - A16	Address Inputs
WE	Write Enable
ŌĒ	Output Enable
<u>CS</u> 0.0 - <u>CS</u> 7.1	Chip Select 1
BS0 - BS7	Chip Select 2
1/00 - 1/07	Data Inputs/Outputs
V _{cc}	3.3V Power
GND	Ground
NC	No Connection

Truth Table

<mark>CS</mark> _{x.x}	BS _x	WE	ŌĒ	Inputs/ Outputs	Mode
All CS H	_	-	_	Z	Deselect/ Power-down
_	All BS L	_	_	Z	Deselect/ Power-down
CS y.z: L Other CS: H	BSy: H Other BS: –				Read
CS y.z: L CS y.w: H Other CS: –	BSy: H Other BS: L	Н	L	Data out	(Bank y.z selected)
CS y.z: L Other CS: H	BSy: H Other BS: –				Write
CS y.z: L CS y.w: H Other CS: –	BSy: H Other BS: L	L	_	Data in	(Bank y.z selected)
CS y.z: L Other CS: H	BSy: H Other BS: –				
CS y.z: L CS y.w: H Other CS: –	BSy: H Other BS: L	Н	Н	Z	Output Disable



Electrical Characteristics

Absolute Maximum Ratings*

Supply Voltage to GND Potential 0.5 to +5V
DC Input Voltage GND GND -0.3 to V _{CC} 0.3V
DC Output Voltage high-Z-State GND GND -0.3 to $V_{\rm CC}$ +0.3 $V_{\rm CC}$
Storage Temperature65 to +150°C
Output Current into Outputs (Low)
Electro Statics Discharge Voltage
(MIL STD 883D method 3015.3)>1000V

*Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Range

	Operating Temperature	Operating Voltage	
Military	-55°C to 125°C	$3.3V \pm 0.3V$	

Recommended DC Operating Conditions

Parameter	Description	Min	Тур	Max	Units
V _{CC}	Supply Voltage	3	3.3	3.6	V
Gnd	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	GND-0.3	0.0	0.8	V

DC Parameters

Parameter	Description	Min	Тур	Max	Unit
I _{IX} ⁽¹⁾	Input Leakage Current	-10	-	10	μА
I _{OZ} ⁽¹⁾	Output Leakage Current	-10	-	10	μА
V _{OL} (2)	Output Low Voltage	-	-	0.4	V
V _{OH} (3)	Output High Voltage	2.4	-	-	V

- 1. Gnd < V_{IN} < V_{CC} , Gnd < V_{OUT} < V_{CC} Output Disabled.
- 2. V_{CC} min. IOL = 4 mA.
- 3. V_{CC} min. IOH = -2 mA.

Consumption

Symbol	Description	61162E	Unit	Value
ICCSB (1)	Standby Supply Current	24	mA	max
ICCSB ₁ (2)	Standby Supply Current	16	mA	max
ICCOP (3)	Dynamic Operating Current	60	mA	max

- 1. $\overline{\text{CS}}_{0.0} \overline{\text{CS}}_{7.1} \ge \text{V}_{\text{IH}} \text{ or } \text{BS}_0 \text{BS7} \le \text{V}_{\text{IL}} \text{ and } \overline{\text{CS}}_{0.0} \overline{\text{CS}}_{7.1} \le \text{V}_{\text{IL}}.$
- 2. $\overline{\text{CS}}_{0.0} \ge \text{V}_{\text{CC}} 0.3 \text{V} \text{ or, BS}_0 \text{BS7} < \text{Gnd} + 0.3 \text{V} \text{ and } \overline{\text{CS}}_{0.0} \overline{\text{CS}}_{7.1} \le 0.2 \text{V}$
- 3. One bank active (F = $1/T_{AVAV}$, $I_{OUT} = 0$ mA, $\overline{W} = \overline{OE} = V_{IH}$, $V_{IN} = Gnd/V_{CC}$, V_{CC} max.), other banks stand by TTL (note 1) or CMOS (note 2).





Write Cycle

Symbol	Parameter	61162E	Unit	Value
t _{AVAW}	Write cycle time	35	ns	min
t _{AVWL}	Address set-up time	0	ns	min
t _{AVWH}	Address valid to end of write	25	ns	min
t _{DVWH}	Data set-up time	20	ns	min
t _{E1LWH}	CS ₁ low to write end	30	ns	min
t _{E2HWH}	CS ₂ high to write end	30	ns	min
t _{WLQZ}	Write low to high-Z (1)	10	ns	max
t _{WLWH}	Write pulse width	30	ns	min
t _{WHAX}	Address hold from to end of write	+3	ns	min
t _{WHDX}	Data hold time	0	ns	min
t _{WHQX}	Write high to low-Z (1)	0	ns	min

Note: 1. Parameters guaranteed, not tested, with output loading 5 pF (see 1b in Figure: AC Test Loads Waveforms).

Read Cycle

Symbol	Parameter	61162E	Unit	Value
t _{AVAV}	Read cycle time	40	ns	min
t _{AVQV}	Address access time	40	ns	max
t _{AVQX}	Address valid to low-Z	3	ns	min
t _{E1LQV}	Chip-select ₁ access time	40	ns	max
t _{E1LQX}	CS ₁ low to low-Z ⁽¹⁾	3	ns	min
t _{E1HQZ}	CS ₁ high to high-Z ⁽¹⁾	15	ns	max
t _{E2HQV}	Chip-select ₂ access time	40	ns	max
t _{E2HQX}	CS ₂ high to low-Z ⁽¹⁾	3	ns	min
t _{E2LQZ}	CS ₂ low to high-Z ⁽¹⁾	15	ns	max
t _{GLQV}	Output Enable access time	15	ns	max
t _{GLQX}	OE low to low-Z (1)	0	ns	min
t _{GHQZ}	OE high to high-Z (1)	10	ns	max

Note: 1. Parameters guaranteed, not tested, with output loading 5 pF (see 1b in page Figure: AC Test Loads Waveforms).

AC Parameters

AC Test Conditions


Rise and Fall times:

Capacities, combined with current levels, impact on rise and fall times.

The following table summarizes capacitance values (in pF), determined at 50Ω .

CS _{x.x}	BS _x	WE / OE / Address Inputs	Data Inputs / Outputs
12	20	130	160

AC Test Loads Waveforms



Equivalent to: THEVENIN EQUIVALENT






Data Retention Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. During data retention $\overline{\text{CS}}$ must be held high within V_{CC} to V_{CC} -0.2V or, chip select BS must be held down within GND to GND +0.2V.
- 2. Output Enable (OE) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
- 3. During power up and power down transitions $\overline{\text{CS}}$ and $\overline{\text{OE}}$ must be kept between V_{CC} + 0.3V and 70% of V_{CC} , or with BS between GND and GND -0.3V.
- 4. The RAM can begin operation > TR ns after V_{CC} reaches the minimum operation voltages (3V).

Timing



Data Retention Characteristics

Parameter	Description	Min	Typical T _A = 25°C	Max	Unit
V _{CCDR}	V _{CC} for data retention	2.0	-	-	V
t _{CDR}	Chip deselect to data retention time	0.0	-	_	ns
t _R	Operation recovery time	t _{AVAV} ⁽¹⁾	-	_	ns
I _{CCDR1} ⁽²⁾	Data retention current at 2.0V	-	0.040	12	mA

Notes:

- 1. T_{AVAV} = Read Cycle Time
- 2. All $\overline{\text{CS}} = V_{\text{CC}}$ or All BS = $\overline{\text{CS}}$ = GND, V_{IN} = Gnd/ V_{CC} .

TAVAV

TE1LWH

TE2HWH

TAVWH

TAVWH

TWHAX

TWHDX

TIGHQZ

TE4HWH

TWHDX

TWHDX

HIGH IMPEDANCE

Figure 1. Write Cycle 1. W Controlled, OE High During Write

Figure 2. Write Cycle 2. W Controlled, OE Low







Figure 3. Write Cycle 3. CS1 or CS2 Controlled



Note: The internal write time of the memory is defined by the overlap of CS_1 Low and CS_2 HIGH and \overline{WE} LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in actived. The data input setup and hold timing should be referenced to the activated edge of the signal that terminates the write. Data out is high impedance if $\overline{OE} = V_{IH}$.

Figure 4. Read Cycle nb 1




Figure 5. Read Cycle nb 2





Figure 6. Read Cycle nb 3






Test Tools

Supplier	Reference Number
ENPLAS	OTS - 64 - 0.8 - 04

Ordering Information

Reference Number	Temperature Range	Speed	Package	Quality Flow
AT61162E-PM40MMN	-55 to +125°C	40 ns	Cube 64 pins	Atmel flow for plastic package (equivalent to MIL-PRF-38535 QML N)
AT61162E-PM40M-E	25°C	40 ns	Cube 64 pins	Engineering Samples

Package Drawing







Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORYWARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULARPURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUTOF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes norepresentationsor warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for useas components in applications intended to support or sustainlife.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

