

General Description

The DS1843 is a sample-and-hold circuit useful for capturing fast signals where board space is constrained. It includes a differential, high-speed switched capacitor input sample stage, offset nulling circuitry, and an output buffer. The DS1843 is optimized for use in optical line transmission (OLT) systems for burst-mode RSSI measurement in conjunction with an external sense resistor.

Applications

Gigabit Passive Optical Network (GPON) OLT Gigabit Ethernet Passive Optical Network (GEPON) OLT GPON Optical Network Unit Sample and Hold

Features


- ♦ Fast Sample Time < 300ns
- ♦ Hold Time > 100µs
- **♦ Low Input Offset**
- **♦** Buffered Output
- ♦ Small, 8-Pin µDFN (2mm x 2mm) Pb-Free Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1843D+	-40°C to +85°C	8 µDFN
DS1843D+TRL	-40°C to +85°C	8 μDFN

+Denotes a lead(Pb)-free/RoHS-compliant package. TRL = Tape and reel.

Typical Operating Circuit



Pin Configuration appears at end of data sheet.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on VCC	0.5V to +6V	Operating Temperature Range	40°C to +85°C
Voltage Range on Voutp, Voutn,		Storage Temperature Range	55°C to +125°C
VINP, VINN, SEN, DEN	0.5V to (V _{CC} + 0.5V)*	Soldering Temperature	Refer to the
		IPC/JEDEC J-ST	ID-020 Specification

^{*}Subject to not exceeding +6V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MA	(UNITS
Supply Voltage	Vcc	(Note 1)	+2.97	+5.	5 l	V

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.97V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	(Note 1)		5.7	9	mA
Input Capacitance	CIN	All pins (Note 2)			7	рF
Sample Capacitance	CS	V _{INN} and V _{INP} (Note 2)		5		рF
Logic-Input Low	V _{IL}	SEN and DEN inputs			0.3 x V _{CC}	V
Logic-Input High	VIH	SEN and DEN inputs	0.7 x V _C C			V
Input Leakage	I _{IN}	V _{INN} or V _{INP} , SEN = 0			1	μΑ
Input Voltage	V _{IN}	VIN = VINP - VINN	0		1.0	V
Output Voltage	Vout	$V_{OUT} = V_{OUTP} - V_{OUTN}$; 100k Ω load on each output pin	0		1.0	V
Output Impedance	ROUTMAX	(Note 2)		1	1.3	kΩ
Output Capacitive Load	Cout	Capacitance for stable operation			50	рF
Total Input Referenced Voltage	Vos-DIFF	V _{CC} = 2.9V, 1µs sample time, V _{IN} = 6mV		3.6	6.1	mV
Offset: Differential		Voltco (V _{CC} = 2.9V to 5.5V)			1	mV/V
Total Input Referenced Voltage	Vocas	V _{CC} = 2.9V, 1µs sample time, V _{IN} = 6mV		3.4	8	mV
Offset: Single-Ended	Vos-se	Voltco (V _{CC} = 2.9V to 5.5V)		<u> </u>	1	mV/V


AC ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.97V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted.) (See the *Timing Diagram*.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Carrala Tira Mirimore (Nata O)	ts	V _{OUT} is within 1%	300			ns
Sample Time Minimum (Note 3)		V _{OUT} is within 35%	260			
Delay Time Minimum	tDEL	(Note 4)	10			ns
Output Time	tout	Delay from SEN falling edge until valid output at Vout to 1% accuracy			2	μs
Hold Time	tHOLD	(Note 5)	tout		100	μs
Output Step Recovery Time	toro	1V step, DEN = high			2	110
(Note 6)	trec :	3V step, DEN = high or low			3.5	μs


- Note 1: All voltages are referenced to ground. Currents entering the IC are specified positive and currents exiting the IC are negative.
- Note 2: Guaranteed by design.
- Note 3: V_{OUT} at the end of the 10µs hold time is within specified % of V_{IN} during the sample window; a 2.5kΩ resistor connected in series to both V_{INP} and V_{INN} (V_{INP} V_{INN} = 1V). External capacitance to ground for both V_{INP} and V_{INN} is approximately 10pF.
- **Note 4:** The sampling capacitor must be removed from the input signal before the input signal changes. Therefore, the SEN pin must be low for a short period of time, t_{DFL}, before the input changes.
- Note 5: V_{OUT} at the end of the hold time is within 1% of V_{IN} during the sample window (V_{INP} V_{INN} = 1V).
- Note 6: Voltage step applied across V_{OUTP} to V_{OUTN} through a 5pF capacitor connected to each pin. This models the load presented by an ADC while it is sampling the DS1843's output. See the *Output Buffer* section. Settled within 1% of initial voltage.


Timing Diagram





Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



























Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$
















DIFFERENTIAL OUTPUT STEP RECOVERY, 1V OUTPUT STEP (V_{INP} = 1V, ZOOMED IN)



Pin Description

PIN	NAME	FUNCTION
1	Vcc	Power-Supply Input
2	VINP	Positive Voltage Input. Input to sample circuit.
3	VINN	Negative Voltage Input. Input to sample circuit.
4	DEN	Differential Output Enable. Connect to V _{CC} for differential output or GND for single-ended output.
5	GND	Ground Terminal
6	V _{OUTN}	Sampled Voltage Negative Output. Buffered output of the hold capacitor. Keep unconnected or connect to GND for single-ended output mode.
7	Voutp	Sampled Voltage Positive Output and Single-Ended Output. Buffered output of the hold capacitor.
8	SEN	Sample Enable. Enables input sampling. This input is pulsed.

Block Diagram



Detailed Description

The DS1843 consists of a fully differential sampling capacitor, switches, and a differential output buffer. It is designed to operate in fiber optic burst-mode systems; however, it can be used in other applications requiring a fast sample-and-hold circuit. The output can be configured for single-ended operations.

Input Sampling Capacitor

The input voltage is sampled using a 5pF capacitor on the positive input and another on the negative input. The capacitors are connected to the input when SEN is high. In addition to the sampling capacitors, the inputs also have parasitic capacitance (C_{IN}). These capacitors must fully charge before SEN is switched to low in order to ensure accurate sampling. An RC time constant is created by the resistance of the voltage source connected to the DS1843's input and the capacitances on this node. See the *Applications Information* section for details.

Output Buffer

After sampling is complete, the sampling capacitor is switched to the output buffer. This buffer requires a small amount of time to settle, tout. When an ADC is used to measure the DS1843's output, a step occurs at the ADC's input caused by the ADC's internal sampling capacitor. The DS1843's recovery time, trec, is dependent on the size of the ADC's sampling capacitor and the voltage applied across the ADC. To maximize accuracy, the ADC's sampling speed (ADC clock frequency) should be reduced until the ADC's conversion window (tADC:ST, as shown in the *Timing Diagram*) is larger than the DS1843's recovery time. Refer to the ADC's documentation for tadc:ST.

Sampling Time and Output Error

As the sampling time (ts) is decreased, the output error increases. The output error is largely dependent on the settling time of the sampling capacitor and, to a lesser degree, the output buffer's gain error and offset voltage. Settling time can be reduced by driving the DS1843 with a lower impedance. In a typical fiber optic application, a current is applied across a $5k\Omega$ resistor. By using a stronger current source, the resistance and the settling time can be reduced (see the *Applications Information* section for details).




Figure 1. Input Impedances for Settling Time Calculations Diagram

Applications Information

Power-Supply Decoupling

To achieve the best results when using the DS1843, decouple the power-supply pin, VCC, with a 0.01µF or 0.1µF capacitor. Use a high-quality X7R or equivalent ceramic surface-mount capacitor.

DS1843 Estimated Settling Time

The settling time is dependent on the gain ratio of the current mirror used at the input of the DS1843. For example, the MAX4007 includes a 10:1 ratio current mirror. This requires a $5k\Omega$ resistor to create a 1V full-scale output with 2mA current input to the MAX4007. This resistor can be decreased to $2.5k\Omega$ by using the DS1842, which has a 5:1 ratio current mirror.

Variable Definitions:

R_{IN}: Input resistor. The current mirror creates a voltage across this resistor.

Rsw: Resistance of series switch that connects internal circuitry to input pins after $t_{\mbox{\scriptsize IST}}$ time.

CIN: 7pF parasitic (ESD) capacitor.

C_{PAR}: External parasitic capacitance. A current mirror's output and typical trace capacitance are less than 10pF.

Cs: 5pF sample capacitor.

t_{IST}: Internal settling time based on ts from the AC electrical specification. The minimum ts includes one time constant. t_{IST} removes this time constant.

tRC: RC settling time of the input.

Figure 1 shows the simplified diagram of input impedances for settling time calculations. Sample time is divided into two parts:

 t_{IST}: Internal settling time (max 250ns). During this time, voltage V_{IN} (V_{INP} - V_{INN}) rises with a time constant of:

2) t_{RC}: During this period two things happen:

a. Input V_{IN} keeps increasing from its value at t_{IST} to its final value with a new time constant of:

$$\sqrt{\left\{\left(\mathsf{R}_{\mathsf{IN}}\times\left(\mathsf{C}_{\mathsf{IN}}+\mathsf{C}_{\mathsf{PAR}}\right)\right)^{2}+\left(\mathsf{R}_{\mathsf{SW}}\times\mathsf{C}_{\mathsf{S}}\right)^{2}\right\}}$$

b. Rsw and Cs track this V_{IN} (input) with a time constant of Rsw x Cs, which is 12.5ns (worst case).

Example:

Approximate accuracy calculations can be done for an input voltage based on the above impedance values. These calculations can be divided into three parts.

1) Accuracy of input at t_{IST} (250ns):

$$Accuracy = 1 - e^{\frac{-t_1}{\left[R_{IN} \times \left(C_{IN} + C_{PAR}\right)\right]}}$$

where $t_1 = t_{IST} = 250$ ns.

At tIST the internal circuit tags input impedance. This causes charge redistribution to occur, which causes a dip in the input voltage. The worst-case value of the input voltage at tIST is:

$$V_{IN@t_{IST}} = \left[1 - \frac{C_S}{\left(C_{IN} + C_{PAR} + C_S\right)}\right] \times \left[1 - e^{\left[R_{IN} \times \left(C_{IN} + C_{PAR}\right)\right]}\right] \times V_{IN}$$

2) Accuracy of internal circuitry between ts - tist:

$$Accuracy = 1 - e^{\frac{-t_2}{\left(R_{SW} \times C_S\right)}}$$


where $t_2 = (t_S - t_{IST})$ and $(R_{SW} \times C_S) \sim = 12ns$.

3) Total accuracy of input at sampling time, ts:

$$Accuracy = \left[1 - \left(1 - V_{IN@t_{IST}}\right) \times e^{\frac{-t_2}{\text{newRC}}}\right] \times \left[1 - e^{\frac{-t_2}{\left(R_{SW} \times C_S\right)}}\right]$$

where newRC =
$$\sqrt{\left\{\left(R_{IN} \times \left(C_{IN} + C_{PAR}\right)\right)^2 + \left(R_{SW} \times C_S\right)^2\right\}}$$

Pin Configuration



Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 μDFN	L822+1	<u>21-0164</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.