

# CY7C1072AV33

### Features

- High density 32-Mbit SRAM
- High speed
  - t<sub>AA</sub> = 10 ns
- · Low active power
  - $-I_{CC} = 450 \text{ mA}$
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power-down when deselected
- TTL compatible inputs and outputs
- Available in standard 119-ball FBGA

#### **Functional Description**

The CYM1072AV33 is a 3.3V high-performance 32-Megabit static RAM organized as 1M words by 32 bits.

<u>Writing</u> to the device is accomplished by enabling the chip  $(\underline{CE}_1 \text{ LOW} \text{ and } CE_2 \text{ HIGH})$  while\_forcing the Write Enable (WE) input LOW. If Byte Enable A (B<sub>A</sub>) is LOW, then data from the I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location

# 32-Mbit (1M x 32) Static RAM

specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location\_specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the I/O pins I/O<sub>16</sub> to I/O<sub>23</sub> and I/O<sub>24</sub> to I/O<sub>31</sub>, respectively.

Reading from the device is accomplished by enabling the chip by taking  $\overline{CE}_1$  LOW and  $CE_2$  HIGH while forcing the Output Enable ( $\overline{OE}$ ) LOW and the Write Enable ( $\overline{WE}$ ) HIGH. If the first Byte Enable ( $\overline{B}_A$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. Similarly,  $\overline{B}_c$  and  $\overline{B}_D$  correspond to the third and fourth bytes. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>31</sub>) are placed in a high-impedance state when the device is deselected (CE<sub>1</sub> HIGH/CE<sub>2</sub> LOW), the outputs are disabled ( $\overline{OE}$  HIGH), the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH), or during a Write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and WE LOW).

The CY7C1072AV33 is available in a 119-ball grid array (FBGA) package.



#### **Selection Guide**

	CY7C1072AV33-10	CY7C1072AV33-12	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	450	400	mA
Maximum Standby Current	100	100	mA

Cypress Semiconductor Corporation Document #: 38-05635 Rev. \*A 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised September 1, 2005



# **Pin Configurations**

119 BGA

# (Top View)

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	А	А	А	А	A	I/O <sub>0</sub>
В	I/O <sub>17</sub>	А	А	CE <sub>1</sub>	А	А	I/O <sub>1</sub>
С	I/O <sub>18</sub>	B <sub>c</sub>	CE <sub>2</sub>	А	NC	B <sub>a</sub>	I/O <sub>2</sub>
D	I/O <sub>19</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>3</sub>
E	I/O <sub>20</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
F	I/O <sub>21</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
G	<b>G</b> I/O <sub>22</sub> V <sub>SS</sub>		V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>7</sub>
J	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	DNU
κ	I/O <sub>24</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
М	I/O <sub>26</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
Ν	I/O <sub>27</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>12</sub>
R	I/O <sub>29</sub>	А	B <sub>d</sub>	NC	B <sub>b</sub>	A	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	А	А	WE	А	А	I/O <sub>14</sub>
U	I/O <sub>31</sub>	А	А	OE	А	А	I/O <sub>15</sub>



# CY7C1072AV33

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative GND <sup>[1]</sup>	–0.5V to 4.6V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> –0.3	3V to V <sub>CC</sub> + 0.3V

#### Current into Outputs (LOW)...... 20 mA Static Discharge Voltage.....>2001V (per MIL-STD-883, Method 3015)

Latch-Up Current ......>200 mA

DC Input Voltage <sup>[1]</sup>.....-0.3V to V<sub>CC</sub> + 0.3V

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 0.3V
Industrial	–40°C to +85°C	

#### Electrical Characteristics Over the Operating Range

				-10		-12		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-2	+2	-2	+2	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disable	led	-2	+2	-2	+2	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	Com'l / Ind'l		450		400	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CE}}_{1} \geq V_{\text{IH}}, \text{CE}_{2} \leq V_{\text{IL}} \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or } V_{\text{IN}} \leq V_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{array}$	,		140		140	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{CE}_{1} \!\geq V_{\text{CC}} - 0.3V, \\ CE_{2} \!\leq \! 0.3V,  V_{\text{IN}} \!\geq \! V_{\text{CC}} - 0.3V, \\ \text{or } V_{\text{IN}} \!\leq \! 0.3V,  f = 0 \end{array}$	Com'l / Ind'l		100		100	mA

#### Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	12	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	15	pF

#### Thermal Resistance<sup>[2]</sup>

Parameter	Description	Test Conditions	All-Packages	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[2]</sup>	Still Air, soldered on a $3 \times 4.5$ inch,	TBD	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[2]</sup>	two-layer printed circuit board	TBD	°C/W

#### AC Test Loads and Waveforms<sup>[3]</sup>



#### Notes:

Notes:

 V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.5V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.

 Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.



#### Switching Characteristics<sup>[4,5]</sup> Over the Operating Range

			10	-		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle				•	•	•
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[6]</sup>	1		1		ms
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE active to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low Z	1		1		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		5		6	ns
t <sub>LZCE</sub>	CE active to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZCE</sub>	CE inactive to High Z <sup>[7]</sup>		5		6	ns
t <sub>PU</sub>	CE active to Power-Up <sup>[8]</sup>	0		0		ns
t <sub>PD</sub>	CE inactive to Power-Down <sup>[8]</sup>		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		10		12	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	1		1		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		5		6	ns
Write Cycle <sup>[9, 10</sup>	]					
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE active to Write End	7		8		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set-Up to Write End	5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7]</sup>		5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns

### Data Retention Characteristics Over the Operating Range

Parameter	Description		Conditions <sup>[12]</sup>	Min.	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current	Com'l / Ind'l	$\frac{V_{CC}}{V_{CC}} = V_{DR} = 2.0V,$		100	mA
t <sub>CDR</sub> <sup>[2]</sup>	Chip Deselect to Data Retention Time		$CE \ge V_{CC} - 0.3V$	0		ns
t <sub>R</sub> <sup>[11]</sup>	Operation Recovery Time					μS

Notes:

otherwise.
5. CE indicates a combination of both chip enables. When ACTIVE LOW, CE indicates the CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH.
6. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
7. t<sub>HZOE</sub>, t<sub>HZWE</sub>, t<sub>HZBE</sub> and t<sub>LZOE</sub>, t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>LZBE</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
8. These parameters are guaranteed by design and are not tested.
9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

11. Test conditions assume  $t_r \leq 3$  ns.

12. No input may exceed V<sub>CC</sub> + 0.3V.

<sup>4.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified <u>otherwise</u>.



#### Data Retention Waveform



#### **Switching Waveforms**

Read Cycle No. 1<sup>[13, 14]</sup>



### Read Cycle No. 2 (OE Controlled)<sup>[14, 15]</sup>



#### Notes:

13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1$ ,  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D = V_{IL}$ ,  $CE_2 = V_{IH}$ 14. WE is HIGH for read cycle.

15. Address valid prior to or coincident with  $\overline{CE}$  transition LOW,  $CE_2$  transition HIGH.



### Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)<sup>[5, 16, 17]</sup>



# Write Cycle No. 2 ( $\overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D$ Controlled)<sup>[5, 16, 17]</sup>



#### Notes:

16. Data I/O is high impedance if  $\overline{OE} = V_{IH}$  or  $\overline{B}_A / \overline{B}_B / \overline{B}_C / \overline{B}_D = V_{IH}$ 17. If  $\overline{CE}$  goes HIGH or  $CE_2$  goes LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[5, 16, 17]</sup>



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	B <sub>A</sub>	B <sub>B</sub>	B <sub>c</sub>	B <sub>D</sub>	1/0 <sub>0</sub> 1/0 <sub>7</sub>	I/O <sub>8</sub> I/O <sub>15</sub>	I/O <sub>16</sub> I/O <sub>23</sub>	I/O <sub>24</sub> - I/O <sub>31</sub>	Mode	Power
Н	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
L	Н	L	Н	L	L	L	L	Data Out	Data Out	Data Out	Data Out	Read All Bits	(I <sub>CC</sub> )
L	Н	L	Н	L	Н	Н	Н	Data Out	High-Z	High-Z	High-Z	Read Byte A Bits Only	(I <sub>CC</sub> )
L	Н	L	Н	Н	L	Н	Н	High-Z	Data Out	High-Z	High-Z	Read Byte B Bits Only	(I <sub>CC</sub> )
L	Н	L	Н	Н	Н	L	Н	High-Z	High-Z	Data Out	High-Z	Read Byte C Bits Only	(I <sub>CC</sub> )
L	Н	L	Η	Н	Н	Н	L	High-Z	High-Z	High-Z	Data Out	Read Byte D Bits Only	(I <sub>CC</sub> )
L	Н	Х	L	L	L	L	L	Data In	Data In	Data In	Data In	Write All Bits	(I <sub>CC</sub> )
L	Н	Х	L	L	Н	Н	Н	Data In	High-Z	High-Z	High-Z	Write Byte A Bits Only	(I <sub>CC</sub> )
L	Н	Х	L	Н	L	Н	Н	High-Z	Data In	High-Z	High-Z	Write Byte B Bits Only	(I <sub>CC</sub> )
L	Н	Х	L	Н	Н	L	Н	High-Z	High-Z	Data In	High-Z	Write Byte C Bits Only	(I <sub>CC</sub> )
L	Н	Х	L	Н	Н	Н	L	High-Z	High-Z	High-Z	Data In	Write Byte D Bits Only	(I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Selected, Outputs Disabled	(I <sub>CC</sub> )



### Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1072AV33-10 BBC	BB119	119-Ball (14 x 22 x 2.02 mm) FBGA	Commercial
	CY7C1072AV33-10 BBI			Industrial
12	CY7C1072AV33-12 BBC	BB119	119-Ball (14 x 22 x 2.02 mm) FBGA	Commercial
	CY7C1072AV33-12 BBI			Industrial

#### **Package Diagrams**

#### 119 FBGA (14 x 22 x 2.02 MM) BB119B





REFERENCE JEDEC: N/A PKG. WIEGHT: 1.1gms

51-85210-\*\*



#### Document #: 38-05635 Rev. \*A

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# Document History Page

Docu	ment Tit	le: CY7C10	)72AV33 3	32-Mbit (1M x 32) Static RAM Module
Docu	ment Nu	mber: 38-0	)5635	
REV	ECN	lssue	Orig. of	Description of Change
	NO.	Date	Change	
**	278072	See ECN	RKF	New Data Sheet
*A	397700	See ECN	SYT	Converted from "Advance Information" to "Preliminary" Changed the MPN from CYM1072AV33 to CY7C1072AV33 Changed Title from "CY7C1072AV33 32-Mbit (1M x 32) Static RAM Module" to "CY7C1072AV33 32-Mbit (1M x 32) Static RAM" Changed address of Cypress Semiconductor Corporation on Page#1 from "3901 North First Street" to "198 Champion Court" Removed redundant information from the "Features" and "Functional Description" sections Changed Package offering from 119 PBGA (BG119) to 119 FBGA (BB119) Changed the DC Voltage Applied to Outputs in High-Z State and DC Input Voltage from "-0.5V to V <sub>CC</sub> + 0.5V" to "-0.3V to V <sub>CC</sub> + 0.3V" in the Maximum Ratings on Page # 3 Changed V <sub>CC</sub> from "3.3V +5%" to "3.3V + 0.3V" in the Operating Range table on Page # 3 Changed V <sub>DC</sub> from 5 ns to 10 ns and 6 ns to 12 ns for -10 and -12 speed bins respectively on Page # 4 Moved footnote #15 to footnote # 5 Included spec for I <sub>CCDR</sub> = 100 mA in the Data Retention Characteristics table on Page# 5 Edited footnote # 13 to include "CE <sub>2</sub> = V <sub>IH</sub> " Edited footnote # 15 to include "CE <sub>2</sub> transition HIGH" Edited footnote # 16 to include "CE <sub>2</sub> goes LOW" Corrected typo on footnote #16 Referenced Footnotes # 5, 16 and 17 on to the Write Cycle No.3 on Page # 7 Corrected Truth table on Page #9 Updated the Ordering Information to include the BB119 Package