



KK74HC573A

Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS

The KK74HC573A is identical in pinout to the LS/ALS573. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when LE is high. When LE goes low, data meeting the setup and hold time becomes latched.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices

**LOGIC DIAGRAM****PIN ASSIGNMENT**

| | | | |
|-----|----|----|-----------------|
| OE | 1 | 20 | V _{CC} |
| D0 | 2 | 19 | Q0 |
| D1 | 3 | 18 | Q1 |
| D2 | 4 | 17 | Q2 |
| D3 | 5 | 16 | Q3 |
| D4 | 6 | 15 | Q4 |
| D5 | 7 | 14 | Q5 |
| D6 | 8 | 13 | Q6 |
| D7 | 9 | 12 | Q7 |
| GND | 10 | 11 | LE |

FUNCTION TABLE

| Inputs | | | Output |
|--------|----|---|-----------|
| OE | LE | D | Q |
| L | H | H | H |
| L | H | L | L |
| L | L | X | no change |
| H | X | X | Z |

H= high level

L = low level

X = don't care

Z = high impedance

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage (Referenced to GND) | -1.5 to V _{CC} +1.5 | V |
| V _{OUT} | DC Output Voltage (Referenced to GND) | -0.5 to V _{CC} +0.5 | V |
| I _{IN} | DC Input Current, per Pin | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | ±35 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±75 | mA |
| P _D | Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ | 750 500 | mW |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| T _L | Lead Temperature, 1.5 mm from Case for 4 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|--|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time (Figure 1) V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | V_C c V | Guaranteed Limit | | | Unit |
|---------------|--|---|----------------------------------|---------------------------|--------------------|--------------------|---------------|
| | | | | 25 °C to -55°C | ≤85 °C | ≤125 °C | |
| V_{IH} | Minimum High-Level Input Voltage | $V_{OUT} \geq V_{CC} - 0.1 \text{ V}$ $ I_{OUT} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V_{IL} | Maximum Low -Level Input Voltage | $V_{OUT} \leq 0.1 \text{ V}$ $ I_{OUT} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | V |
| V_{OH} | Minimum High-Level Output Voltage | $V_{IN}=V_{IH}$ $ I_{OUT} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $V_{IN}=V_{IH}$ $ I_{OUT} \leq 6.0 \text{ mA}$ $ I_{OUT} \leq 7.8 \text{ mA}$ | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | |
| V_{OL} | Maximum Low-Level Output Voltage | $V_{IN}=V_{IL}$ $ I_{OUT} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $V_{IN}=V_{IL}$ $ I_{OUT} \leq 6.0 \text{ mA}$ $ I_{OUT} \leq 7.8 \text{ mA}$ | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | |
| I_{IN} | Maximum Input Leakage Current | $V_{IN}=V_{CC}$ or GND | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μA |
| I_{OZ} | Maximum Three State Leakage Current | Output in High-Impedance State $V_{IN}=V_{IH}$ $V_{OUT}=V_{CC}$ or GND | 6.0 | ± 0.5 | ± 5.0 | ± 10 | μA |
| I_{CC} | Maximum Quiescent Supply Current (per Package) | $V_{IN}=V_{CC}$ or GND $I_{OUT}=0 \mu\text{A}$ | 6.0 | 4.0 | 40 | 160 | μA |

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$,Input $t_r=t_f=6.0\text{ ns}$)

| Symbol | Parameter | V _{CC} V | Guaranteed Limit | | | Unit |
|--------------------|--|----------------------|-------------------|-------|--------|------|
| | | | 25 °C to -55°C | ≤85°C | ≤125°C | |
| t_{PLH}, t_{PHL} | Maximum Propagation Delay, Input D to Q (Figures 1 and 5) | 2.0 | 150 | 190 | 225 | ns |
| | | 4.5 | 30 | 38 | 45 | |
| | | 6.0 | 26 | 33 | 38 | |
| t_{PLH}, t_{PHL} | Maximum Propagation Delay, LE to Q (Figures 2 and 5) | 2.0 | 160 | 200 | 240 | ns |
| | | 4.5 | 32 | 40 | 48 | |
| | | 6.0 | 27 | 34 | 41 | |
| t_{PLZ}, t_{PHZ} | Maximum Propagation Delay, OE to Q (Figures 3 and 6) | 2.0 | 150 | 190 | 225 | ns |
| | | 4.5 | 30 | 38 | 45 | |
| | | 6.0 | 26 | 33 | 38 | |
| t_{PZH}, t_{PZL} | Maximum Propagation Delay, OE to Q (Figures 3 and 6) | 2.0 | 150 | 190 | 225 | ns |
| | | 4.5 | 30 | 38 | 45 | |
| | | 6.0 | 26 | 33 | 38 | |
| t_{TLH}, t_{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 5) | 2.0 | 60 | 75 | 90 | ns |
| | | 4.5 | 12 | 15 | 18 | |
| | | 6.0 | 10 | 13 | 15 | |
| C_{IN} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |
| C_{OUT} | Maximum Three-State Output Capacitance (Output in High-Impedance State) | - | 15 | 15 | 15 | pF |

| | | | |
|----------|---|---------------------------------------|----|
| C_{PD} | Power Dissipation Capacitance (Per Enabled Output) | Typical @25°C, V _{CC} =5.0 V | pF |
| | Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$ | 23 | |

TIMING REQUIREMENTS($C_L=50\text{pF}$,Input $t_r=t_f=6.0\text{ ns}$)

| Symbol | Parameter | V _{CC} V | Guaranteed Limit | | | Unit |
|------------|---|----------------------|-------------------|-------|--------|------|
| | | | 25 °C to -55°C | ≤85°C | ≤125°C | |
| t_{SU} | Minimum Setup Time, Input D to Latch Enable (Figure 4) | 2.0 | 50 | 65 | 75 | ns |
| | | 4.5 | 10 | 13 | 15 | |
| | | 6.0 | 9 | 11 | 13 | |
| t_h | Minimum Hold Time, Latch Enable to Input D (Figure 4) | 2.0 | 5 | 5 | 5 | ns |
| | | 4.5 | 5 | 5 | 5 | |
| | | 6.0 | 5 | 5 | 5 | |
| t_w | Minimum Pulse Width, Latch Enable (Figure 2) | 2.0 | 75 | 95 | 110 | ns |
| | | 4.5 | 15 | 19 | 22 | |
| | | 6.0 | 13 | 16 | 19 | |
| t_r, t_f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 | 1000 | 1000 | 1000 | ns |
| | | 4.5 | 500 | 500 | 500 | |
| | | 6.0 | 400 | 400 | 400 | |




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms




Figure 4. Switching Waveforms

* Includes all probe and jig capacitance




Figure 5. Test Circuit

* Includes all probe and jig capacitance







Figure 6. Test Circuit

EXPANDED LOGIC DIAGRAM




**N SUFFIX PLASTIC DIP
(MS - 001AD)**




NOTES: $\oplus 0.25\text{ (0.010) } \ominus \text{ T}$

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusion 0.25 mm (0.010) per side.



| | Dimension, mm | |
|--------|---------------|-------|
| Symbol | MIN | MAX |
| A | 24.89 | 26.92 |
| B | 6.1 | 7.11 |
| C | | 5.33 |
| D | 0.36 | 0.56 |
| F | 1.14 | 1.78 |
| G | | 2.54 |
| H | | 7.62 |
| J | 0° | 10° |
| K | 2.92 | 3.81 |
| L | 7.62 | 8.26 |
| M | 0.2 | 0.36 |
| N | 0.38 | |

**D SUFFIX SOIC
(MS - 013AC)**


NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



| | Dimension, mm | |
|--------|---------------|-------|
| Symbol | MIN | MAX |
| A | 12.6 | 13 |
| B | 7.4 | 7.6 |
| C | 2.35 | 2.65 |
| D | 0.33 | 0.51 |
| F | 0.4 | 1.27 |
| G | | 1.27 |
| H | | 9.53 |
| J | 0° | 8° |
| K | 0.1 | 0.3 |
| M | 0.23 | 0.32 |
| P | 10 | 10.65 |
| R | 0.25 | 0.75 |