

**KK74LV174****Hex D-type flip-flop with reset; positive edge-triggered**

The 74LV174 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC/HCT174.


The 74LV174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flip-flop.

A LOW level on the MR input forces all outputs LOW, independently of clock or data inputs.

The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements.

- Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICs
- Supply voltage range: 1.2 to 5.5 V
- Low input current: 1.0  $\mu$ A; 0.1  $\mu$ A at T = 25 °C
- Output current: 6 mA at V<sub>CC</sub> = 3.0 V; 12 mA at V<sub>CC</sub> = 4.5 V
- High Noise Immunity Characteristic of CMOS Devices


**ORDERING INFORMATION**

KK74LV174N Plastic

KK74LV174D SOIC

T<sub>A</sub> = -40° to 125° C for all packages**PIN ASSIGNMENT**

MR	1	16	V <sub>CC</sub>
Q0	2	15	Q5
D0	3	14	D5
D1	4	13	D4
Q1	5	12	Q4
D2	6	11	D3
Q2	7	10	Q3
GND	8	9	CP

**LOGIC DIAGRAM**

PIN 16=V<sub>CC</sub>  
PIN 08=GND

**FUNCTION TABLE**

Inputs			Outputs
MR	CP	Dn	Qn
L	X	X	L
H	/	H	H
H	/	L	L
H	L	X	no change
H	/	X	no change

H= high level

L = low level

X = don't care

**MAXIMUM RATINGS\***

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
V <sub>CC</sub>	DC supply voltage	-0.5 to +5.0	V
I <sub>IK</sub> * <sup>1</sup>	Input diode current	±20	mA
I <sub>OK</sub> * <sup>2</sup>	Output diode current	±50	mA
I <sub>O</sub> * <sup>3</sup>	Output source or sink current	±25	mA
I <sub>CC</sub>	V <sub>CC</sub> current	±50	mA
I <sub>GND</sub>	GND current	±50	mA
P <sub>D</sub>	Power dissipation per package: * <sup>4</sup> Plastic DIP SO	750 500	mW
T <sub>Stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*<sup>1</sup> V<sub>I</sub> < -0.5 V or V<sub>I</sub> > V<sub>CC</sub> + 0.5 V

\*<sup>2</sup> V<sub>O</sub> < -0.5 V or V<sub>O</sub> > V<sub>CC</sub> + 0.5 V

\*<sup>3</sup> -0.5 V < V<sub>O</sub> < V<sub>CC</sub> + 0.5 V

\*<sup>4</sup> Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SO Package: : - 8 mW/°C from 70° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	
V <sub>CC</sub>	DC Supply Voltage	1.2	5.5	V	
V <sub>IN</sub>	DC Input Voltage	0	V <sub>CC</sub>	V	
V <sub>OUT</sub>	DC Output Voltage	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	1.0 B ≤ V <sub>CC</sub> < 2.0 B 2.0 B ≤ V <sub>CC</sub> < 2.7 B 2.7 B ≤ V <sub>CC</sub> < 3.6 B 3.6 B ≤ V <sub>CC</sub> ≤ 5.5 B	0 0 0 0	500 200 100 50	ns/V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)


Symbol	Parameter	Test conditions	V <sub>CC</sub> V	Guaranteed Limit						Unit	
				-40°C to 25°C		85°C		125°C			
				min	max	min	max	min	max		
V <sub>IH</sub>	HIGH level input voltage		1.2	0.9	-	0.9	-	0.9	-	V	
			2.0	1.4	-	1.4	-	1.4	-		
			2.7	2.0	-	2.0	-	2.0	-		
			3.0	2.0	-	2.0	-	2.0	-		
			3.6	2.0	-	2.0	-	2.0	-		
			4.5	3.15	-	3.15	-	3.15	-		
			5.5	3.85	-	3.85	-	3.85	-		
V <sub>IL</sub>	LOW level input voltage		1.2	-	0.3	-	0.3	-	0.3	V	
			2.0	-	0.6	-	0.6	-	0.6		
			2.7	-	0.8	-	0.8	-	0.8		
			3.0	-	0.8	-	0.8	-	0.8		
			3.6	-	0.8	-	0.8	-	0.8		
			4.5	-	1.35	-	1.35	-	1.35		
			5.5	-	1.65	-	1.65	-	1.65		
V <sub>OH</sub>	HIGH level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = -100 μA	1.2	1.05	-	1.0	-	1.0	-	V	
			2.0	1.85	-	1.8	-	1.8	-		
			2.7	2.55	-	2.5	-	2.5	-		
			3.0	2.85	-	2.8	-	2.8	-		
			3.6	3.45	-	3.4	-	3.4	-		
			4.5	4.35	-	4.3	-	4.3	-		
V <sub>OL</sub>	LOW level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = -6 mA	5.5	5.35	-	5.3	-	5.3	-	V	
			3.0	2.48	-	2.34	-	2.20	-		
			4.5	3.70	-	3.60	-	3.50	-		
			V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = 100 μA	1.2	-	0.15	-	0.2	-	V	
			2.0	-	0.15	-	0.2	-	0.2		
			2.7	-	0.15	-	0.2	-	0.2		
I <sub>I</sub>	Input current	V <sub>I</sub> = V <sub>CC</sub> or 0 V	3.0	-	0.15	-	0.2	-	0.2	V	
			3.6	-	0.15	-	0.2	-	0.2		
			4.5	-	0.15	-	0.2	-	0.2		
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0 V I <sub>O</sub> = 0 μA	5.5	-	±0.1	-	±1.0	-	±1.0	μA	
			8.0	-	8.0	-	80	-	160		
I <sub>CC1</sub>	Additional quiescent supply current per input	V <sub>I</sub> = V <sub>CC</sub> - 0.6 V	2.7	-	0.2	-	0.5	-	0.85	mA	
			3.6	-	0.2	-	0.5	-	0.85		

**AC ELECTRICAL CHARACTERISTICS ( $C_L=50 \text{ pF}$ ,  $R_L = 1 \text{ k}\Omega$ ,  $t_r=t_f=2.5 \text{ ns}$ )**


Symbol	Parameter	Test conditions	$V_{CC}$ V	Guaranteed Limit						Unit	
				-40°C to 25°C		85°C		125°C			
				min	max	min	max	min	max		
$t_{PHL}, t_{PLH}$	Propagation delay CP to Qn	$V_I = 0 \text{ V or } V_{CC}$ Figure 1, 4	1.2 2.0 2.7 3.0 4.5	- - - - -	200 34 24 20 17	- - - - -	230 43 31 25 21	- - - - -	260 53 39 31 26	ns	
$t_{PHL}$	Propagation delay MR to Qn	$V_I = 0 \text{ V or } V_{CC}$ Figure 2, 4	1.2 2.0 2.7 3.0 4.5	- - - - -	160 34 24 20 17	- - - - -	190 43 31 25 21	- - - - -	220 53 39 31 26	ns	
$t_w$	Clock pulse width HIGH or LOW	$V_I = 0 \text{ V or } V_{CC}$ Figure 1, 4	1.2 2.0 2.7 3.0 4.5	100 28 21 17 14	- - - - -	140 34 25 20 17	- - - - -	180 41 30 24 20	- - - - -	ns	
$t_w$	Master reset pulse width LOW	$V_I = 0 \text{ V or } V_{CC}$ Figure 1, 4	1.2 2.0 2.7 3.0 4.5	100 28 21 17 14	- - - - -	140 34 25 20 17	- - - - -	180 41 30 24 20	- - - - -	ns	
$t_{REM}$	Removal time MR to CP	$V_I = 0 \text{ V or } V_{CC}$ Figure 3, 4	1.2 2.0 2.7 3.0 4.5	40 19 13 11 9	- - - - -	60 22 16 13 11	- - - - -	80 26 19 15 13	- - - - -	ns	
$t_{SU}$	Set-up time Dn to CP	$V_I = 0 \text{ B or } V_{CC}$ Рисунок 3, 4	1.2 2.0 2.7 3.0 4.5	50 5 5 5 5	- - - - -	50 5 5 5 5	- - - - -	50 5 5 5 5	- - - - -	ns	
$t_h$	Hold time Dn to CP	$V_I = 0 \text{ B or } V_{CC}$ Рисунок 2, 4	1.2 2.0 2.7 3.0 4.5	50 5 5 5 5	- - - - -	50 5 5 5 5	- - - - -	50 5 5 5 5	- - - - -	ns	
$C_I$	Input capacitance	$T_A = 25^\circ\text{C}$	5.0	-	7.0	-	-	-	-	pF	
$C_{PD}$	Power dissipation capacitance (per flip-flop)	$V_I = 0 \text{ V or } V_{CC}$ $T_A = 25^\circ\text{C}$	5.5	-	34	-	-	-	-	pF	
$f_{max}$	Maximum clock pulse frequency	$V_I = 0 \text{ B or } V_{CC}$ Рисунок 1	1.2 2.0 2.7 3.0 4.5	- - - - -	2.0 16 22 27 32	- - - - -	1.0 14 19 24 27	- - - - -	1.0 12 16 20 24	MHz	




**Figure 1. Switching Waveforms**



**Figure 2. Switching Waveforms**



**Figure 3. Switching Waveforms**





\* Includes all probe and jig capacitance

**Figure 4. Test Circuit**

**Note:**

- (1)  $V_M = 1.5 \text{ V}$  at  $V_{CC} = 2.7 \text{ V}$   
 $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} = 1.2 \text{ V}, 2.0 \text{ V}, 3.0 \text{ V}, 4.5 \text{ V}$
- (2)  $V_1 = V_{CC}$  at  $V_{CC} = 1.2 \text{ V}, 2.0 \text{ V}, 2.7 \text{ V}, 4.5 \text{ V}$   
 $V_1 = 2.7 \text{ V}$  at  $V_{CC} = 3.0 \text{ V}$


**N SUFFIX PLASTIC DIP  
(MS - 001BB)**


$\oplus 0.25\text{ (0.010) } \textcircled{M} \text{ T}$



**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.




Dimension, mm		
Symbol	MIN	MAX
<b>A</b>	18.67	19.69
<b>B</b>	6.1	7.11
<b>C</b>		5.33
<b>D</b>	0.36	0.56
<b>F</b>	1.14	1.78
<b>G</b>		2.54
<b>H</b>		7.62
<b>J</b>	$0^\circ$	$10^\circ$
<b>K</b>	2.92	3.81
<b>L</b>	7.62	8.26
<b>M</b>	0.2	0.36
<b>N</b>	0.38	

**D SUFFIX SOIC  
(MS - 012AC)**


$\oplus 0.25\text{ (0.010) } \textcircled{M} \text{ T } \textcircled{C} \text{ M$

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



Dimension, mm		
Symbol	MIN	MAX
<b>A</b>	9.8	10
<b>B</b>	3.8	4
<b>C</b>	1.35	1.75
<b>D</b>	0.33	0.51
<b>F</b>	0.4	1.27
<b>G</b>		1.27
<b>H</b>		5.72
<b>J</b>	$0^\circ$	$8^\circ$
<b>K</b>	0.1	0.25
<b>M</b>	0.19	0.25
<b>P</b>	5.8	6.2
<b>R</b>	0.25	0.5