




Synchronous Buck
Multiphase Optimized LGA Power Block
Integrated Power Semiconductors, Drivers & Passives

Features:

- Full function multiphase building block
- Output current 40A continuous with no derating up to $T_{PCB} = 100^{\circ}\text{C}$ and $T_{CASE} = 100^{\circ}\text{C}$
- Operating frequency up to 1.0 MHz
- Efficient dual sided cooling
- Small footprint low profile (11mm x 11mm x 2.2mm) package
- Optimized for very low power losses
- LGA interface
- Ease of design
- Proprietary packaging enables ultra low $R_{\theta j\text{-case top}}$




iP2003PbF Power Block

Description

The iP2003PbF is a fully optimized solution for high current synchronous buck multiphase applications. Board space and design time are greatly reduced because most of the components required for each phase of a typical discrete-based multiphase circuit are integrated into a single 11mm x 11mm x 2.2mm power block. The only additional components required for a complete multiphase converter are a PWM IC, the external inductors, and the input and output capacitors.

iPOWIR technology offers designers an innovative board space saving solution for applications requiring high power densities. iPOWIR technology eases design for applications where component integration offers benefits in performance and functionality. iPOWIR technology solutions are also optimized internally for layout, heat transfer and component selection.



Pin #	Pin Name	Pin Function
1	V_{DD}	Supply voltage for the internal circuitry.
2	ENABLE	When set to logic level high, internal circuitry of the device is enabled. When set to logic level low, the PRDY pin is forced low, the Control and Synchronous switches are turned off, and the supply current is less than 10 μ A.
3	PWM	TTL-level input signal to MOSFET drivers.
4	PRDY	Power Ready - This pin indicates the status of ENABLE or V_{DD} . This output will be driven low when ENABLE is logic low or when V_{DD} is less than 4.4V (typ.). When ENABLE is logic high and V_{DD} is greater than 4.4V (typ.), this output is driven high. This output has a 10mA source and 1mA sink capability.
5, 7	PGND	Power Ground - connection to the ground of bulk and filter capacitors.
6	V_{SW}	Switching Node - connection to the output inductor.
8	V_{IN}	Input voltage for the DC-DC converter.

PACKAGE DESCRIPTION	INTERFACE CONNECTION	PARTS PER BAG	PARTS PER REEL	T & R ORIENTATION
iP2003PbF	LGA	10	---	Fig 12
iP2003TRPbF	LGA	---	1000	

iP2003PbF

All specifications @25°C (unless otherwise specified)

Absolute Maximum Ratings:

Parameter	Symbol	Min	Typ	Max	Units	Conditions
V _{IN} to PGND	V _{IN}	-	-	16	V	
V _{DD} to PGND	V _{DD}	-	-	6.0	V	
PWM to PGND	PWM	-0.3	-	V _{DD} +0.3	V	Not to exceed 6.0V
Enable to PGND	ENABLE	-0.3	-	V _{DD} +0.3	V	Not to exceed 6.0V
Output RMS Current	I _{OUT}	-	-	40	A	Measured at V _{SW}
Block Temperature	T _{BLK}	-40	-	125	°C	Capable of start up over full temperature range

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Units	Conditions
Supply Voltage	V _{DD}	4.6	5.0	5.5	V	
Input Voltage	V _{IN}	3.0	-	13.2	V	
Output Voltage	V _{OUT}	0.8	-	3.3	V	
Output Current	I _{OUT}	-	-	40	A	
Operating Frequency	f _{sw}	300	-	1000	kHz	
Operating Duty Cycle	D	-	-	85	%	

Electrical Specifications @ V_{DD} = 5V (unless otherwise specified):

Parameter	Symbol	Min	Typ	Max	Units	Conditions
Block Power Loss ①	P _{LOSS}	-	9.4	11.7	W	V _{IN} =12V, V _{OUT} =1.3V
Turn On Delay ②	t _{d(on)}	-	63	-	ns	I _{OUT} =40A, f _{SW} =1MHz L = 0.3μH
Turn Off Delay ②	t _{d(off)}	-	26	-		
V _{IN} Quiescent Current	I _{Q-VIN}	-	-	1.0	mA	Enable = 0V, V _{IN} =12V
V _{DD} Quiescent Current	I _{Q-VDD}	-	10	-	μA	Enable = 0V, V _{DD} =5V
Under-Voltage Lockout Start Threshold	UVLO V _{START}	4.2	4.4	4.5	V	
Hysteresis	V _{HVS-UVLO}	-	150	-	mV	
Enable Input Voltage High	ENABLE V _{IH}	2.0	-	-	V	
Input Voltage Low	V _{IL}	-	-	0.8		
Power Ready Logic Level High	PRDY V _{OH}	4.5	4.6	-	V	V _{DD} =4.6V, I _{Load} =10mA
Logic Level Low	V _{OL}	-	0.1	0.2		V _{DD} < UVLO Threshold, I _{Load} = 1mA
PWM Input Logic Level High	PWM V _{OH}	2.0	-	-	V	
Logic Level Low	V _{OL}	-	-	0.8		

① Measurement were made using four 10uF (TDK C3225X5R1C106KT or equiv.) capacitors across the input (see Fig. 8).

② Not associated with the rise and fall times. Does not affect Power Loss (see Fig. 9).




Fig. 1: Power Loss vs. Current




Fig. 2: Safe Operating Area (SOA) vs. T_{PCB} & T_{CASE}

iP2003PbF

Typical Performance Curves




Fig. 3: Normalized Power Loss vs. V_{IN}




Fig. 4: Normalized Power Loss vs. V_{OUT}




Fig. 5: Normalized Power Loss vs. Frequency




Fig. 6: Normalized Power Loss vs. Inductance





Fig. 7: I_{DD} (V_{DD} current) vs. Frequency

Applying the Safe Operating Area (SOA) Curve

The SOA graph incorporates power loss and thermal resistance information in a way that allows one to solve for maximum current capability in a simplified graphical manner. It incorporates the ability to solve thermal problems where heat is drawn out through the printed circuit board and the top of the case.

Procedure

- 1) Draw a line from Case Temp axis at T_{CASE} to the PCB Temp axis at T_{PCB} .
- 2) Draw a vertical line from the T_x axis intercept to the SOA curve.
- 3) Draw a horizontal line from the intersection of the vertical line with the SOA curve to the Y-axis. The point at which the horizontal line meets the Y-axis is the SOA current.



Calculating Power Loss and SOA for Different Operating Conditions

To calculate power loss for a given set of operating conditions, the following procedure should be followed: Determine the maximum current for each iP2003PbF and obtain the maximum power loss from Fig 1. Use the curves in Figs. 3, 4, 5 and 6 to obtain normalized power loss values that match the operating conditions in the application. The maximum power loss under the operating conditions is then the product of the power loss from Fig. 1 and the normalized values.

To calculate the SOA for a given set of operating conditions, the following procedure should be followed: Determine the maximum PCB temperature and Case temperature at the maximum operating current of each iP2003PbF. Obtain the SOA temperature adjustments that match the operating conditions in the application from Figs. 3, 4, 5 and 6. Then, add the sum of the SOA temperature adjustments to the T_x axis intercept in Fig 2.

The example below explains how to calculate maximum power loss and SOA.

Example:

Operating Conditions

Output Current = 40A
Sw Freq = 900kHz

Input Voltage = 10V
Inductor = 0.2 μ H

Output Voltage = 3.3V
 $T_{PCB} = 100^\circ C$, $T_{CASE} = 110^\circ C$

Calculating Maximum Power Loss:

- (Fig. 1) Maximum power loss = 15W
- (Fig. 3) Normalized power loss for input voltage ≈ 0.98
- (Fig. 4) Normalized power loss for output voltage ≈ 1.14
- (Fig. 5) Normalized power loss for frequency ≈ 0.94
- (Fig. 6) Normalized power loss for inductor value ≈ 1.013

Calculated Maximum Power Loss for given conditions = $15W \times 0.98 \times 1.14 \times 0.94 \times 1.013 \approx 15.96W$

iP2003PbF

Calculating SOA Temperature:

- (Fig. 3) SOA Temperature Adjustment for input voltage $\approx -0.5^{\circ}\text{C}$
- (Fig. 4) SOA Temperature Adjustment for output voltage $\approx 3.3^{\circ}\text{C}$
- (Fig. 5) SOA Temperature Adjustment for frequency $\approx -1.2^{\circ}\text{C}$
- (Fig. 6) SOA Temperature Adjustment for inductor value $\approx 0.25^{\circ}\text{C}$

$$T_x \text{ axis intercept temp adjustment} = -0.5^{\circ}\text{C} + 3.3^{\circ}\text{C} - 1.2^{\circ}\text{C} + 0.25^{\circ}\text{C} \approx 1.85^{\circ}\text{C}$$

Assuming $T_{\text{CASE}} = 110^{\circ}\text{C}$ & $T_{\text{PCB}} = 100^{\circ}\text{C}$:

The following example shows how the SOA current is adjusted for a T_x increase of 1.85°C .





Fig. 8: Power Loss Test Circuit





Fig. 9: Timing Diagram

PCB Layout Guidelines


The PCB layout and bypassing issues have been addressed with the internal design of the iP2003PbF. One of the most critical elements of proper PCB layout with iP2003PbF is the placement of the external input bypass capacitors and the routing of the connecting power tracks. The iPOWIR Block will function normally without any additional external input bypass capacitors. However, the addition of the external capacitors will improve the long term reliable operation of the block.

It is recommended that the designer uses the following guidelines:

1. The diagram below suggests the addition of the input bypass capacitors either on the top side of the PCB (capacitors C1-C4) or top and bottom side (C5, C6), if placement on the bottom side is feasible. Although there is a certain degree of bypassing inside the iP2003PbF, these external capacitors must be placed as close to the iPOWIR device as possible.
2. In the diagram below, observe the routing of the power tracks that connect the external bypass capacitors.
3. Provide a mid-layer solid ground plane with connections to the top through vias.
4. Refer to IR application note AN-1029 to determine the size of the vias and the copper weight and thickness when designing the PCB.




iP2003PbF



NOTE:

1. Dimensions are in mm[inch].
2. The dimensions refer to the location at which the case temperature should be measured for SOA calculations. In applications with no heatsink, the most accurate method is to use an infra-red camera with emissivity correction. When a heatsink is installed on the module, the most accurate method involves drilling a hole in the heatsink approximately 0.040" in diameter and probing the case temperature with a sheathed thermocouple such as OMEGA P/N KMTSS-020G-12. Contact the factory if assistance is required.

Fig 10: Maximum T_{CASE} measurement location



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. CONTROLLING DIMENSION: MILLIMETER
4. LAND DESIGNATION PER JESD MO 222, SPP-010.
- (5) PRIMARY DATUM C IS SEATING PLANE.
- (6) BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY.

LAYOUT NOTES:

1. LAND PATTERN ON USER'S PCB SHOULD BE AN IDENTICAL MIRROR IMAGE OF THE PATTERN SHOWN IN THE BOTTOM VIEW.
2. LANDS SHOULD BE SOLDER MASK DEFINED.

DIMENSION		NOMINAL	DIMENSION	NOMINAL
(1)	X	1.1430	e	2.4384
	Y	2.1016	e1	3.8610
(2),(3)	X	1.1430	e2	2.0193
	Y	1.1016	D1	3.023 BSC
(4)	X	1.1430	D2	5.945 BSC
	Y	1.2827	E1	7.1167 BSC
(5)	X	1.778	E2	7.289 BSC
	Y	5.334	F1	1.4732 BSC
(6)	X	5.715	F2	1.348 BSC
	Y	2.921	L1	0.3556
(7)	X	5.588	L2	0.345
	Y	3.048	L3	0.332
(8)	X	5.588		
	Y	2.032		
REF		JEDEC : MO-222		

Fig 11: Mechanical Drawing

Refer to the following application notes for detailed guidelines and suggestions when implementing iPOWIR Technology products:

AN-1030: Applying iPOWIR Products in Your Thermal Environment

This paper explains how to use the Power Loss and SOA curves in the data sheet to validate if the operating conditions and thermal environment are within the Safe Operating Area of the iPOWIR product.

AN-1047: Graphical solution for two branch heatsinking Safe Operating Area

Detailed explanation of the dual axis SOA graph and how it is derived.

AN-1028: Recommended Design, Integration and Rework Guidelines for International Rectifier's BGA and LGA Packages

This paper discusses optimization of the layout design for mounting iPowIR BGA and LGA packages on printed circuit boards, accounting for thermal and electrical performance and assembly considerations . Topics discussed includes PCB layout placement, routing, and via interconnect suggestions, as well as soldering, pick and place, reflow, cleaning and reworking recommendations.

IRDCiP2003 : Reference design for iP2003PbF




Fig. 12: Tape & Reel Information