

P-Channel Enhancement-Mode Vertical DMOS FET

General Description

Features

- ► High input impedance and high gain
- ► Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral source-drain diode
- Free from secondary breakdown
- Complementary N- and P-channel devices

Applications

- ► Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Analog switches
- Power management
- Telecom switches

BV _{DSs} /	R _{DS/ON})	V _{CS(TH)}	Package	ackage Options		
BV _{DGs}	(max)	(max)	TO-2	36AB		
-350V	30Ω	-2.4V	TP5335K1	TP5335K1-G		

-G indicates package is RoHS compliant ('Green')

Ordering Information






Absolute Maximum Ratings

Abootato maximam ratingo					
Parameter	Value				
Drain-to-source voltage	BV _{DSS}				
Drain-to-gate voltage	BV _{DGS}				
Gate-to-source voltage	±20V				
Operating and storage temperature	-55°C to +150°C				
Soldering temperature*	300°C				

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.



The Supertex TP5335 is a low threshold enhancement-

mode (normally-off) transistor utilizing an advanced vertical

DMOS structure and Supertex's well-proven silicon-gate

manufacturing process. This combination produces a device

with the power handling capabilities of bipolar transistors

and the high input impedance and positive temperature

coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway

Supertex's vertical DMOS FETs are ideally suited to a

wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input

capacitance, and fast switching speeds are desired.

and thermally-induced secondary breakdown.

Product Marking Information

Product marking for SOT-23:

P3S*

where * = 2-week alpha date code
Underline indicates Pb-Free ("Green")

^{*}Distance of 1.6mm from case for 10 seconds.

Thermal Characteristics

Package	l _ը (continuous)¹	I _D (pulsed)	Power Dissipation @T _A = 25°C	<i>Θ_{jc}</i> (°C/W)	Θ _{ja} (°C/W)	l _{DR} ¹	I _{DRM}
TO-236AB	-85mA	-400mA	0.36W	200	350	-85mA	-400mA

Notes:

Electrical Characteristics (@25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Units	Conditions	
BV _{DSS}	Drain-to-source breakdown voltage	-350	-	-	V	$V_{GS} = 0V, I_{D} = -100 \mu A$	
V _{GS(TH)}	Gate threshold voltage	-1.0	-	-2.4	V	$V_{DS} = V_{GS}$, $I_{D} = -1.0$ mA	
$\Delta V_{GS(TH)}$	Change in V _{GS(TH)} with temperature	-	-	4.5	mV/°C	$V_{DS} = V_{GS}$, $I_{D} = -1.0$ mA	
I _{GSS}	Gate body leakage current	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
		-	-	-10	μA	V_{DS} = Max rating, V_{GS} = 0V	
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_{A} = 125^{\circ}C$	
		-	-	-5.0	nA	$V_{GS} = 0V, V_{DS} = -330V$	
I _{D(ON)}	ON State duals assument	-200	-	-	mA	$V_{GS} = -4.5V, V_{DS} = -25V$	
	ON-State drain current	-400	-	-		$V_{GS} = -10V, V_{DS} = -25V$	
D	Static drain-to-source ON-state	-	-	75	Ω	$V_{GS} = -4.5V, I_{D} = -150mA$	
R _{DS(ON)}	resistance	-	-	30		$V_{GS} = -10V, I_{D} = -200mA$	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.7	%/°C	$V_{GS} = -10V, I_{D} = -200mA$	
G _{FS}	Forward transconductance	125	-	-	mmho	$V_{DS} = -25V, I_{D} = -200mA$	
C _{ISS}	Input capacitance	-	-	110	pF	$V_{GS} = 0V,$ $V_{DS} = -25V,$ f = 1MHz	
C _{oss}	Common source output capacitance	-	-	60			
C _{RSS}	Reverse transfer capacitance	-	-	22			
t _{d(ON)}	Turn-ON delay time	-	-	20			
t _r	t, Rise time		-	15	ns	$V_{DD} = -25V,$	
t _{d(OFF)}			-	25		$I_D = -150 \text{mA},$ $R_{GEN} = 25 \Omega,$	
t _f	Fall time	-	-	25		OLIV	
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	$V_{GS} = 0V, I_{SD} = -200 \text{mA}$	
t _{rr}	Reverse recovery time	-	800	-	ns	$V_{GS} = 0V, I_{SD} = -200 \text{mA}$	


Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2.All A.C. parameters sample tested.


Switching Waveforms and Test Circuit





^{1.} I_D (continuous) is limited by max rated T_i .

3-Lead TO-236AB (SOT-23) Package Outline (K1)



Side View

End View

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.