Power MOSFET -1.45 Amps, -20 Volts

P-Channel Enhancement Mode Dual Micro8™ Package

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual Micro8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Micro8 Mounting Information Provided
- Pb-Free Package is Available

Applications

• Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V _{GS}	±8.0	V
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 70°C Pulsed Drain Current (Note 3)	R _{θJA} P _D I _D I _{DM}	250 0.50 -1.45 -1.15 -10	°C/W W A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 70°C Pulsed Drain Current (Note 3)	R _{θJA} P _D I _D I _D	125 1.0 -2.04 -1.64 -16	°C/W W A A
Operating and Storage Temperature Range	T _J , T _{stg}	–55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T_J = 25°C (V_{DD} = -20 Vdc, V_{GS} = -4.5 Vdc, Peak I_L = -3.5 Apk, L = 5.6 mH, R_G = 25 Ω)	EAS	35	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Minimum FR-4 or G-10 PCB, Steady State.
- 2. Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), Steady State.
- 3. Pulse Test: Pulse Width = 300 µs, Duty Cycle = 2%.




ON Semiconductor®

http://onsemi.com

-1.45 AMPERES -20 VOLTS 160 m Ω @ $V_{GS} = -4.5$


Dual P-Channel



MARKING DIAGRAM & PIN ASSIGNMENT



Micro8 CASE 846A STYLE 2



BC = Specific Device Code WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTTD1P02R2	Micro8	4000/Tape & Reel
NTTD1P02R2G	Micro8 (Pb-Free)	4000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted) (Note 4)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltag	V _{(BR)DSS}	20			Vdc	
$(V_{GS} = 0 \text{ Vdc}, I_D = -250 \mu\text{Adc})$ Temperature Coefficient (Positive)		–20 –	-12	-	mV/°C	
Zero Gate Voltage Drain Current $(V_{GS}=0\ Vdc,\ V_{DS}=-20\ Vdc,\ T\ (V_{GS}=0\ Vdc,\ V_{DS}=-20\ Vdc,\ T$	I _{DSS}	- -	-	-1.0 -10	μAdc	
Gate-Body Leakage Current (V _{GS} = -8 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	-100	nAdc	
Gate-Body Leakage Current (V _{GS} = +8 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	100	nAdc	
ON CHARACTERISTICS		'		1	•	•
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_{D} = -250 \mu Adc$) Temperature Coefficient (Negative)	V _{GS(th)}	-0.7 -	-0.95 2.3	-1.4 -	Vdc	
Static Drain-to-Source On-State R (V_{GS} = -4.5 Vdc, I_D = -1.45 Adc (V_{GS} = -2.7 Vdc, I_D = -0.7 Adc) (V_{GS} = -2.5 Vdc, I_D = -0.7 Adc)	R _{DS(on)}	- - -	0.130 0.175 0.190	0.160 0.250 -	Ω	
Forward Transconductance ($V_{DS} =$	$-10 \text{ Vdc}, I_D = -0.7 \text{ Adc})$	9FS	-	2.5	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	265	_	pF
Output Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	100	-	
Reverse Transfer Capacitance		C _{rss}	=	60	-	1
SWITCHING CHARACTERISTICS (Notes 5 & 6)					_
Turn-On Delay Time		t _{d(on)}	-	10	_	ns
Rise Time	(V _{DD} = -16 Vdc, I _D = -1.45 Adc,	t _r	-	25	-	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_{G} = 6.0 \Omega)$	t _{d(off)}	-	30	-	
Fall Time		t _f	-	25	_	1
Turn-On Delay Time		t _{d(on)}	-	10	_	ns
Rise Time	(V _{DD} = -16 Vdc, I _D = -0.7 Adc,	t _r	-	20	-	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_{G} = 6.0 \Omega$	t _{d(off)}	-	30	-	
Fall Time		t _f	-	20	-	1
Total Gate Charge	0/ 16\/do	Q _{tot}	-	5.0	10	nC
Gate-Source Charge	$V_{DS} = -16 \text{ Vdc},$ $V_{GS} = -4.5 \text{ Vdc},$	Q _{gs}	-	1.5	-	
Gate-Drain Charge	I _D = -1.45 Adc)	Q_{gd}	-	2.0	_	1
BODY-DRAIN DIODE RATINGS (N	ote 5)	'		1	•	•
Diode Forward On-Voltage	$(I_S = -1.45 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = -1.45 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $T_J = 125^{\circ}\text{C})$	V _{SD}	- -	-0.91 -0.72	-1.1 -	Vdc
Reverse Recovery Time		t _{rr}	_	25	_	ns
	$(I_S = -1.45 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	ta	_	13	_	
	αις/αι = 100 Α/μο)	t _b	_	12	_	1
	1					

Handling precautions to protect against electrostatic discharge are mandatory.
 Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
 Switching characteristics are independent of operating junction temperature.





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics








Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage



VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

TYPICAL ELECTRICAL CHARACTERISTICS






Figure 13. Thermal Response

PACKAGE DIMENSIONS

Micro8™ CASE 846A-02 **ISSUE G**






- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 846A-01 OBSOLETE, NEW STANDARD 846A-02.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	MOM	MAX
Α			1.10	-		0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	2.90	3.00	3.10	0.114	0.118	0.122
е	0.65 BSC				0.026 BSC)
L	0.40	0.55	0.70	0.016	0.021	0.028
HE	4.75	4.90	5.05	0.187	0.193	0.199

- PIN 1 SOURCE 1
 - GATE 1 3 SOURCE 2
 - GATE 2
 - DRAIN 2
 - DRAIN 2
 - DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Micro8 is a registered trademark of International Rectifier Corporation.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and ware registered traderlanks of semiconduction. Components industries, EC (SCILLC) solicit eservices the right to finate changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specificalized so vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative