INTEGRATED CIRCUITS

DATA SHEET

74LV175

Quad D-type flip-flop with reset; positive-edge trigger

Product specification Supersedes data of 1997 Feb 19 IC24 Data Handbook





Quad D-type flip-flop with reset; positive-edge trigger

74LV175

FEATURES

- Optimized for low voltage applications: 1.0 to 3.6 V
- ullet Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, T_{amb} = 25°C
- \bullet Typical V_{OHV} (output V_{OH} undershoot) > 2 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}\text{C}$
- Four edge-triggered D flip-flops
- Output capability: standard
- I_{CC} category: MSI

DESCRIPTION

The 74LV175 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT175.

The 74LV175 has four edge-triggered, D-type flip-flops with individual D inputs and both Q and \overline{Q} outputs. The common clock (CP) and master reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output (Q_n) of the flip-flop.

All Q_n outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the \overline{MR} input.

The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay CP to Q_n , \overline{Q}_n \overline{MR} to Q_n , \overline{Q}_n	$C_L = 15 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	16 14	ns ns
f _{max}	Maximum clock frequency		77	MHz
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per flip-flop	$V_{CC} = 3.3 \text{ V}$ $V_I = \text{GND to } V_{CC}^1$	32	pF

NOTE:


1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W) $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; C_L = output load capacitance in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	-40°C to +125°C	74LV175 N	74LV175 N	SOT38-4
16-Pin Plastic SO	-40°C to +125°C	74LV175 D	74LV175 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +125°C	74LV175 DB	74LV175 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV175 PW	74LV175PW DH	SOT403-1

PIN CONFIGURATION




PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION
1	MR	Master reset input (active LOW)
2, 7, 10, 15	Q ₀ to Q ₃	Flip-flop outputs
3, 6, 11, 14	\overline{Q}_0 to \overline{Q}_3	Complementary flip-flop outputs
4, 5, 12, 13	D ₀ to D ₃	Data inputs
8	GND	Ground (0 V)
9	СР	Clock input (LOW-to-HIGH, edge-triggered)
16	V _{CC}	Positive supply voltage

Quad D-type flip-flop with reset; positive-edge trigger


74LV175

LOGIC SYMBOL (IEEE/IEC)






FUNCTIONAL DIAGRAM



LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODES		INPUTS	OUTPUTS			
OPERATING MODES	MR	СР	D _n	Q _n	\overline{Q}_n	
Reset (clear)	L	Х	Х	L	Н	
Load '1'	Н	1	h	Н	L	
Load '0'	Н	1	I	L	Н	

NOTES:

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

LOW voltage level

I = LOW voltage level level one set-up time prior to the LOW-to-HIGH clock transition

↑ = LOW-to-HIĞH clock transition

X = don't care

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	3.6	V
VI	Input voltage		0	_	V _{CC}	V
Vo	Output voltage		0	_	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	V _{CC} = 1.0V to 2.0V V _{CC} = 2.0V to 2.7V V _{CC} = 2.7V to 3.6V		- - -	500 200 100	ns/V

NOTE

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
±I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
±I _{OK}	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±I _O	DC output source or sink current – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
±I _{GND} , ±I _{CC}	DC V _{CC} or GND current for types with –standard outputs		50	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{tot}	Power dissipation per package -plastic DIL -plastic mini-pack (SO) -plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

^{1.} The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 3.6V.

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

DC CHARACTERISTICS FOR THE LV FAMILY

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +8	5°C	-40°C to	o +125°C	UNIT
			MIN	TYP ¹	MAX	MIN	MAX]
		V _{CC} = 1.2V	0.9			0.9		
V_{IH}	HIGH level Input voltage	V _{CC} = 2.0V	1.4			1.4		V
	Tonago	V _{CC} = 2.7 to 3.6V	2.0			2.0		1
		V _{CC} = 1.2V			0.3		0.3	
V_{IL}	LOW level Input voltage	V _{CC} = 2.0V			0.6		0.6	V
	l	V _{CC} = 2.7 to 3.6V			0.8		0.8	1
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$		1.2				
	HIGH level output	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8] ,
V_{OH}	voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.5	2.7		2.5		1 °
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	2.8	3.0		2.8		1
V _{OH}	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $-I_O = 6mA$	2.40	2.82		2.20		V
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0				
V	LOW level output	V_{CC} = 2.0V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		0	0.2		0.2] ,
V_{OL}	voltage; all outputs	V_{CC} = 2.7V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		0	0.2		0.2] `
		V_{CC} = 3.0V; V_I = V_{IH} or V_{IL} , I_O = 100 μ A		0	0.2		0.2	
V _{OL}	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 6$ mA		0.25	0.40		0.50	V
IĮ	Input leakage current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND			1.0		1.0	μА
I _{CC}	Quiescent supply current; MSI	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$			20.0		160	μА
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$			500		850	μА

NOTE:

^{1.} All typical values are measured at T_{amb} = 25°C.

Product specification Philips Semiconductors

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

AC CHARACTERISTICS

GND = 0V; t_{r} = t_{f} \leq 2.5ns; C_{L} = 50pF; R_{L} = 1K Ω

			CONDITION			LIMITS			
SYMBOL	PARAMETER	WAVEFORM			40 to +85 °	_	-40 to	+125 °C	UNIT
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX	
			1.2		100				
4	Propagation delay	Figures 1	2.0		34	65		77	ns
t _{PHL} /t _{PLH}	CP to Q_{n}, \overline{Q}_{n}	Figures i	2.7		25	48		56	115
			3.0 to 3.6		19 ²	38		45	
			1.2		90				
+ *	Propagation delay	Figures 2	2.0		31	58		70	ns
t _{PHL} /t _{PLH}	\overline{MR} to $Q_{n,}$ \overline{Q}_{n}	Figures 2	2.7		23	43		51	115
			3.0 to 3.6		17 ²	34		41	
			2.0	34	14		41		
t_{w}	Clock pulse width HIGH or LOW	Figures 1	2.7	25	10		30		ns
			3.0 to 3.6	20	8 ²		24		
			2.0	34	14		41		
t_{w}	Master reset pulse width LOW	Figures 2	2.7	25	9		30		ns
			3.0 to 3.6	20	7 ²		24		
			1.2		-60				
	Removal time		2.0	5	-20		5		
t _{rem}	MR to CP	Figures 2	2.7	5	-15		5		ns
			3.0 to 3.6	5	-12 ²		5		
			1.2		5				
	Set-up time		2.0	22	2		26		
t _{su}	D _n to CP	Figures 3	2.7	16	2		19		ns
			3.0 to 3.6	13	12		15		
			1.2		-5				
	Hold time		2.0	5	-1		5		
t _h	D _n to CP	Figures 3	2.7	5	0		5		ns
			3.0 to 3.6	5	02		5		
			2.0	14	40		12		
f _{max}	Maximum clock pulse frequency	Figures 1	2.7	19	58		16		MHz
	paleo irequeriey		3.0 to 3.6	24	70 ²		20		

6

NOTES:

Unless otherwise stated, all typical values are measured at T_{amb} = 25°C.
 Typical values are measured at V_{CC} = 3.3 V.

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

AC WAVEFORMS

$$\begin{split} &V_M = 1.5 \text{ V at V}_{CC} \geq 2.7 \text{ V;} \\ &V_M = 0.5 \text{ V} \times V_{CC} \text{ at V}_{CC} < 2.7 \text{ V.} \end{split}$$

 \mbox{V}_{OL} and \mbox{V}_{OH} are the typical output voltage drop that occur with the output load.




Figure 1. Clock (CP) to outputs (Q_n, \overline{Q}_n) propagation delays, the clock pulse width and the maximum clock pulse frequency.




Figure 2. Master reset (\overline{MR}) pulse width, the master reset to outputs (Q_n , \overline{Q}_n) propagation delay and master reset to clock (CP) removal time.




Figure 3. Data set-up and hold times for data input (D_n).

TEST CIRCUIT





Figure 4. Load circuitry for switching times.

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	O	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

10 mm

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC JEDEC EIAJ				PROJECTION	ISSUE DATE	
SOT38-4					□ •	92-11-17 95-01-14	

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	Α1	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01	0.019 0.014	0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC			91-08-13 95-01-23

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT338-1		MO-150AC				94-01-14 95-02-04	


Quad D-type flip-flop with reset; positive-edge trigger


74LV175

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1









DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽²⁾	Φ	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				-94-07-12 95-04-04	

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

NOTES

Quad D-type flip-flop with reset; positive-edge trigger

74LV175

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04434

Let's make things better.

Philips Semiconductors



