



ET2716(Q) • ET2716(Q)-1

16 384-BIT (2048 x 8) UV ERASABLE PROM

MEMORY COMPONENTS

The ET2716 is a high speed 16K UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turn-around and pattern experimentation are important requirements.


The ET2716 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

This EPROM is fabricated with the reliable, high volume, time proven, N-channel silicon gate technology X-MOS.


- 2048 x 8 organization
- 525 mW max active power, 132 mW max standby power
- Low power during programming
- Access time ET2716-1, 350ns ; ET2716, 450ns
- Single 5V power supply
- Static-no clocks required
- Inputs and outputs TTL compatible during both read and program modes
- Three-state output with OR-tie capability

NMOS

**16,384-BIT
(2048 x 8)
UV ERASABLE PROM**



BLOCK DIAGRAM*




Pin Connection During Read or Program

MODE	PIN NAME/NUMBER				
	CE/PGM (E/P) 18	OE (G) 20	VPP 21	VCC 24	OUTPUTS 9-11, 13-17
Read	VIL	VIL	5	5	DOUT
Program	Pulsed VIL to VIH	VIH	25	5	DIN

*Symbols in parentheses are proposed JEDEC standard.

PIN ASSIGNMENT



PIN NAMES*

A0-A10	Address Inputs
Q0-Q7 (Q0-Q7)	Data Outputs
CE/PGM (E/P)	Chip Enable/Program
OE (G)	Output Enable
VPP	Read 5V, Program 25V
VCC	Power (5V)
VSS	Ground

ABSOLUTE MAXIMUM RATINGS (Note 1)

Temperature Under Bias	- 10° C to 80° C	All Input or Output Voltages with Respect to VSS (except VPP)	6V to - 0.3V
Storage Temperature	- 65° C to + 125° C	Power Dissipation	1.5 W
VPP Supply Voltage with Respect to VSS	26.5V to - 0.3V	Lead Temperature (Soldering, 10 seconds)	300° C

READ OPERATION (Note 2)

DC OPERATING CHARACTERISTICS (Note 3)

$T_A = 0^\circ \text{C}$ to $+ 70^\circ \text{C}$, $V_{CC} = 5\text{V} \pm 5\%$ for ET2716, $V_{CC} = 5\text{V} \pm 10\%$ for ET2716-1
 $V_{PP} = V_{CC}$ (Note 4), $V_{SS} = 0\text{V}$, (Unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI	Input Current	$V_{IN} = 5.25\text{V}$ OR $V_{IN} = V_{IL}$	-	-	10	μA
ILO	Output Leakage Current	$V_{OUT} = 5.25\text{V}$, $\overline{\text{CE}}/\text{PGM} = 5\text{V}$	-	-	10	μA
IPP1	VPP Supply Current	$V_{PP} = 5.25\text{V}$	-	-	5	mA
ICC1	VCC Supply Current (Standby)	$\overline{\text{CE}}/\text{PGM} = V_{IH}$, $\overline{\text{OE}} = V_{IL}$	-	10	25	mA
ICC2	VCC Supply Current (Active)	$\overline{\text{CE}}/\text{PGM} = \overline{\text{OE}} = V_{IL}$	-	57	100	mA
VIL	Input Low Voltage		-0.1	-	0.8	V
VIH	Input High Voltage		2.0	-	$V_{CC} + 1$	V
VOH	Output High Voltage	$I_{OH} = -400\ \mu\text{A}$	2.4	-	-	V
VOL	Output Low Voltage	$I_{OL} = 2.1\ \text{mA}$	-	-	0.45	V

AC CHARACTERISTICS

$T_A = 0^\circ \text{C}$ to $+ 70^\circ \text{C}$, $V_{CC} = 5\text{V} \pm 5\%$ for ET2716, $V_{CC} = 5\text{V} \pm 10\%$ for ET2716-1
 $V_{PP} = V_{CC}$ (Note 4), $V_{SS} = 0\text{V}$, (Unless otherwise specified)

SYMBOL		PARAMETER	CONDITIONS	ET2716-1		ET2716		UNITS
STANDARD	JEDEC			MIN	MAX	MIN	MAX	
t _{ACC}	TAUVQ	Address to Output Delay	$\overline{\text{CE}}/\text{PGM} = \overline{\text{OE}} = V_{IL}$	-	350	-	450	ns
t _{CE}	TELOV	$\overline{\text{CE}}$ to Output Delay	$\overline{\text{OE}} = V_{IL}$	-	350	-	450	ns
t _{OE}	TGLOV	Output Enable to Output Delay	$\overline{\text{CE}}/\text{PGM} = V_{IL}$	-	120	-	120	ns
t _{DF}	TGHQZ	Output Enable High to Output Hi-Z	$\overline{\text{CE}}/\text{PGM} = V_{IL}$	0	100	0	100	ns
t _{OH}	TAXQX	Address to Output Hold	$\overline{\text{CE}}/\text{PGM} = \overline{\text{OE}} = V_{IL}$	0	-	0	-	ns
t _{OD}	TEHQZ	$\overline{\text{CE}}$ to Output Hi-Z	$\overline{\text{OE}} = V_{IL}$	0	100	0	100	ns

AC Test Conditions

CAPACITANCE (Note 5)

$T_A = 25^\circ \text{C}$, $f = 1\ \text{MHz}$

SYMBOL	PARAMETER	CONDITIONS	TYP	MAX	UNITS
CI	Input Capacitance	$V_{IN} = 0\text{V}$	4	6	pF
CO	Output Capacitance	$V_{OUT} = 0\text{V}$	8	12	pF

Output Load : 1 TTL gate and $C_L = 100\ \text{pF}$
 Input Rise and Fall Times : 20 ns
 Input pulse levels : 0.45V to 2.4V
 Timing measurement reference level =
 Inputs and outputs 0.8V and 2V

Note 1 : "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.




Note 2 : V_{CC} must be applied at the same time or before V_{PP} and removed after or at the same time as V_{PP}

Note 3 : Typical conditions are for operation at : $T_A = 25^\circ \text{C}$, $V_{CC} = 5\text{V}$, $V_{PP} = V_{CC}$, and $V_{SS} = 0\text{V}$

Note 4 : V_{PP} may be connected to V_{CC} except during program.

Note 5 : Capacitance is guaranteed by periodic testing. $T_A = 25^\circ \text{C}$, $f = 1\ \text{MHz}$.

SWITCHING TIME WAVEFORMS*



* Symbols in parentheses are proposed JEDEC standard

PROGRAM OPERATION

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS (Notes 1 and 2) ($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$) ($V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 25\text{V} \pm 1\text{V}$)

SYMBOL	PARAMETER	MIN	MAX	UNITS
ILI	Input Leakage Current (Note 3)	–	10	μA
VIL	Input Low Level	–0.1	0.8	V
VIH	Input High Level	2.0	$V_{CC} + 1$	V
ICC	VCC Power Supply Current	–	100	mA
IPP1	VPP Supply Current (Note 4)	–	5	mA
IPP2	VPP Supply Current During Programming Pulse (Note 5)	–	30	mA

AC CHARACTERISTICS AND OPERATING CONDITIONS (Notes 1, 2, and 6) ($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$) ($V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 25\text{V} \pm 1\text{V}$)

SYMBOL		PARAMETER	MIN	TYP	MAX	UNITS
STANDARD	JEDEC					
tAS	TAVPH	Address Setup Time	2	–	–	μs
tOS	TGHPH	$\overline{\text{OE}}$ Setup Time	2	–	–	μs
tDS	TDVPH	Data Setup Time	2	–	–	μs
tAH	TPLAX	Address Hold Time	2	–	–	μs
tOH	TPLGX	$\overline{\text{OE}}$ Hold Time	2	–	–	μs
tDH	TPLDX	Data Hold Time	2	–	–	μs
tDF	TGHQZ	Chip Disable to Output Float Delay (Note 4)	0	–	100	ns
tCE	TGLOV	Chip Enable to Output Delay (Note 4)	–	–	120	ns
tPW	TPHPL	Program Pulse Width	45	50	55	ms
tPR	TPH1PH2	Program Pulse Rise Time	5	–	–	ns
tPF	TPL2PL1	Program Pulse Fall Time	5	–	–	ns

Note 1 : VCC must be applied at the same time or before VPP and removed after or at the same time as VPP. To prevent damage to the device it must not be inserted into a board with power applied.

Note 2 : Care must be taken to prevent overshoot of the VPP supply when switching to + 25V

Note 3 : $0.45\text{V} < V_{IN} < 5.25\text{V}$

Note 4 : $\overline{\text{OE}}/\text{PGM} = \text{VIL}$, $V_{PP} = V_{CC}$

Note 5 : $V_{PP} = 26\text{V}$

Note 6 : Transition times $< 20\text{ ns}$ unless otherwise noted

Program Mode

The ET2716 is programmed by introducing "0" s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels including the program pulse on chip enable are TTL compatible. The programming sequence is :

With $V_{PP} = 25V$, $V_{CC} = 5V$, $\overline{OE} = V_{IH}$ and $\overline{CE}/PGM = V_{IL}$, an address is selected and the desired data word is applied to the output pins. ($V_{IL} = "0"$ and $V_{IH} = "1"$ for both address and data). After the address and data signals are stable the program pin is pulsed from V_{IL} to V_{IH} with a pulse width between 45 ms and 55 ms.

Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (V_{IH} or higher) must not be maintained longer than $t_{PW(MAX)}$ on the program pin during programming. ET2716's may be programmed in parallel with the same data in this mode.

Program Verify Mode

The programming of the ET2716 may be verified either 1 word at a time during the programming (as shown in the timing diagram) or by reading all of the words out at the end of the programming sequence. This can be done with $V_{PP} = 25V$ (or 5V) in either case. V_{PP} must be at 5V for all operating modes and can be maintained at 25V for all programming modes.

Program Inhibit Mode

The program inhibit mode allows programming several ET2716's simultaneously with different data for each

one by controlling which ones receive the program pulse. All similar inputs of the ET2716 may be paralleled. Pulsing the program pin (from V_{IL} to V_{IH}) will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping $\overline{OE} = V_{IH}$ will put its outputs in the Hi-Z state.


ERASING

The ET2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the ET2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time.

An ultraviolet source of 2537 Å yielding a total integrated dosage of 15 watt-seconds/cm² is required. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a 12,000 $\mu W/cm^2$ power rating is used. The ET2716 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4) Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.


PHYSICAL DIMENSIONS inches (millimeters)



UV window Cavity Dual-In-Line Package (JQ)
Order Number ET2716Q (-, 1)
Package Number J24 CQ

These specifications are subject to change without notice.
Please inquire with our sales offices about the availability of the different packages.

TIMING DIAGRAM *



DEVICE OPERATION

The ET2716 has 3 modes of operation in the normal system environment. These are shown in Table I.

Read Mode

The ET 2716 read operation requires that $\overline{OE} = VIL$, $\overline{CE}/PCM = VIL$ and that addresses A0—A10 have been stabilized. Valid data will appear on the output pins after t_{ACC} , t_{OE} or t_{CE} times (see Switching Time Waveforms) depending on which is limiting.

Deselect Mode

The ET 2716 is deselected by making $\overline{OE} = VIH$. This mode is independent of \overline{CE}/PGM and the condition of the addresses. The outputs are Hi-Z when $\overline{OE} = VIH$. This allows OR-tying 2 or more ET2716's for memory expansion.

Standby Mode (Power Down)

The ET2716 may be powered down to the standby mode by making $\overline{CE}/PGM = VIH$. This is independent of \overline{OE} and automatically puts the outputs in their Hi-Z state. The power is reduced to 25% (132 mW max) of the normal operating power. VCC and VPP must be maintained at 5V. Access time at power up remains either t_{ACC} or t_{CE} (see Switching Time Waveforms).

PROGRAMMING

The ET 2716 is shipped from THOMSON SEMICONDUCTEURS completely erased. All bits will be at "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

TABLE I. OPERATING MODES (VCC = VPP = 5V)

MODE	PIN NAME/NUMBER		
	\overline{CE}/PGM (\overline{E}/P) 18	\overline{OE} (\overline{G}) 20	OUTPUTS 9-11, 13-17
Read	VIL	VIL	DOUT
Deselect	Don't Care	VIH	Hi Z
Standby	VIH	Don't Care	Hi Z

TABLE II. PROGRAMMING MODES (VCC = 5V)

MODE	PIN NAME/NUMBER			
	\overline{CE}/PGM (\overline{E}/P) 18	\overline{OE} (\overline{G}) 20	VPP 21	OUTPUTS Q 9-11, 13-17
Program	Pulsed VIL to VIH	VIH	25	DIN
Program Verify	VIL	VIL	25(5)	DOUT
Program Inhibit	VIL	VIH	25	Hi Z

* Symbols in parentheses are proposed JEDEC standard