## feATURES

- Synchronous Rectifier Control for High Efficiency
- Programmable Volt-Second Clamp
- Output Power Levels from 25W to 500W
- Low Current Start-Up
- True PWM Soft-Start
- Low Stress Short Circuit Protection
- Precision 100 mV Current Limit Threshold
- Adjustable Delay for Synchronous Timing
- Accurate Shutdown Threshold with Programmable Hysteresis
- Programmable Slope Compensation
- Programmable Leading Edge Blanking
- Programmable Frequency ( 100 kHz to 500 kHz )
- Synchronizable to an External Clock up to 1.5 • fosc
- Internal 1.23V Reference
- 2.5V External Reference
- Current Mode Control
- Small 16-Pin SSOP Package


## APPLICATIOOS

- Telecommunications Power Supplies
- Industrial and Distributed Power
- Isolated and Non-Isolated DC/DC Converters


## DESCRIPTIOn

The $\mathrm{LT}{ }^{\circledR} 1952$ is a current mode PWM controller optimized to control the forward converter topology, using one primary MOSFET. The LT1952 provides synchronous rectifier control, resulting in extremely high efficiency. A programmable Volt-Second clamp provides a safeguard for transformer reset that prevents saturation. This allows a single MOSFET on the primary side to reliably run at greater than $50 \%$ duty cycle for high MOSFET, transformer and rectifier utilization. The LT1952 includes soft-start for controlled exit from shutdown, overcurrent conditions and undervoltage lockout. A precision 100 mV current limit threshold, independent of duty cycle, combines with soft-start to provide hiccup short circuit protection. Micropower start-up allows the LT1952 to be efficiently started from high input voltages. Programmable slope compensation and leading edge blanking allow optimization of loop bandwidth with a wide range of inductors and MOSFETs. The LT1952 can be programmed over a 100 kHz to 500 kHz frequency range and the part can be synchronized to an external clock. The error amplifier is a true op amp, allowing a wide range of compensation networks. The LT1952 is available in a small 16-pin SSOP package.
$\boldsymbol{\Omega}$, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

36V to 72V Input, 12V at 20A Semi-Regulated Bus Converter


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
$V_{\text {IN }}$ (Note 8)
-0.3 V to 25 V
SYNC, SS_MAXDC, SD_V ${ }_{\text {SEC }}$, ISENSE,
OC, COMP, BLANK, DELAY $\qquad$ -0.3 V to 6 V
FB -0.3 V to 3 V
Rosc $-50 \mu \mathrm{~A}$
$V_{\text {REF }}$ $-10 \mathrm{~mA}$
Operating Junction Temperature Range (Notes 2, 5) $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
| FB 2 2 15 V | LT1952EGN |
| Rosc 3 | LT1952IGN |
| SYNC 4 - 13 PGND |  |
| SS_MAXDC 5 - 12 DELAY |  |
| $V_{\text {bef }} 6$ | GN PART |
| SD_V $\mathrm{VECC}^{7} \quad 7 \quad 10 \mathrm{ISENSE}$ | MARKING |
| GND 8 9 BLANK |  |
| GN PACKAGE 16-LEAD PLASTIC SSOP | 1952\| |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. COMP $=$ open, $\mathrm{FB}=1.4 \mathrm{~V}, \mathrm{R}_{\text {OSC }}=178 \mathrm{k}, \mathrm{SYNC}=0 \mathrm{~V}$, SS_MAXDC $=V_{\text {REF }}, V_{\text {REF }}$ $=0.14 F, S D \_V_{S E C}=2 V, B L A N K=40 k, D E L A Y=40 k, I_{\text {SENSE }}=O V, O C=O V, O U T=1 n F, V_{I N}=15 V, S O U T=$ open, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM CONTROLLER |  |  |  |  |  |  |
| Operational Input Voltage | $\mathrm{I}_{(\text {VREF })}=0 \mu \mathrm{~A}$ | - | VIN OFF |  | 25 | V |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current | $\mathrm{I}_{\text {(VREF) }}=0 \mu \mathrm{~A}, \mathrm{FB}=0 \mathrm{~V}, \mathrm{I}_{\text {SENSE }}=0 \mathrm{C}=0$ pen |  |  | 5.2 | 6.5 | mA |
| $\mathrm{V}_{\text {IN }}$ Startup Current | FB $=0 \mathrm{~V}$, SS_MAXDC $=0 \mathrm{~V}$ (Notes 4, 9) | $\bullet$ |  | 460 | 700 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ Shutdown Current | SD_V $\mathrm{V}_{\text {SEC }}=0 \mathrm{~V}$ |  |  | 240 | 350 | $\mu \mathrm{A}$ |
| SD_V ${ }_{\text {SEC }}$ Threshold | $10 \mathrm{~V}<\mathrm{V}_{\text {IN }}<25 \mathrm{~V}$ | $\bullet$ | 1.261 | 1.32 | 1.379 | V |
| SD_V ${ }_{\text {SEC ( } 0 \text { N) }}$ Current | SD_V ${ }_{\text {SEC }}=$ SD_V $\mathrm{V}_{\text {SEC }}$ Threshold +100 mV |  |  | 0 |  | $\mu \mathrm{A}$ |
| SD_V ${ }_{\text {SEC (OFF) }}$ Current | SD_V ${ }_{\text {SEC }}=$ SD_V $\mathrm{V}_{\text {SEC }}$ Threshold -100 mV |  | 9.5 | 11.2 | 12.9 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN ON }}$ |  | $\bullet$ | 12.75 | 14.25 | 15.75 | V |
| VIN OFF |  | $\bullet$ | 8.0 | 8.75 | 9.25 | V |
| $V_{\text {IN HYSTERESIS }}$ |  | $\bullet$ | 3.75 | 5.5 | 6.75 | V |
| $\mathrm{V}_{\text {REF }}$ |  |  |  |  |  |  |
| Output Voltage | $\mathrm{I}_{(\text {VREF })}=0 \mu \mathrm{~A}$ | $\bullet$ | 2.425 | 2.5 | 2.575 | V |
| Line Regulation | $\mathrm{I}_{\text {(VREF) }}=0 \mu \mathrm{~A}, 10 \mathrm{~V}<\mathrm{V}_{\text {IN }}<25 \mathrm{~V}$ |  |  | 1 | 10 | mV |
| Load Regulation | $0 \mu \mathrm{~A}<\mathrm{l}_{\text {(VREF) }}<2.5 \mathrm{~mA}$ |  |  | 1 | 10 | mV |
| OSCILLATOR |  |  |  |  |  |  |
| Frequency: fosc | $\mathrm{R}_{\text {OSC }}=178 \mathrm{k}, \mathrm{FB}=1 \mathrm{~V}$ | $\bullet$ | 165 | 200 | 240 | kHz |
| Minimum Programmable fosc Maximum Programmable fosc | $\begin{aligned} & \mathrm{R}_{\text {OSC }}=365 \mathrm{k} \\ & \mathrm{R}_{\text {OSC }}=64.9 \mathrm{k}, \mathrm{COMP}=2.5 \mathrm{~V}, \mathrm{SD} \mathrm{~V}_{\text {SEC }}=2.64 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 80 \\ 440 \end{gathered}$ | $\begin{aligned} & 100 \\ & 500 \end{aligned}$ | $\begin{aligned} & 120 \\ & 560 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| SYNC Input Resistance |  |  |  | 18 |  | k $\Omega$ |
| SYNC Switching Threshold | $F B=1 V$ |  |  | 1.5 | 2.2 | V |
| SYNC Frequency/fosc | FB $=1 \mathrm{~V}$ (Note 7) |  |  | 1.25 | 1.5 |  |
| $\mathrm{f}_{\text {Osc }}$ Line Reg | $\begin{aligned} & \mathrm{FB}=1 \mathrm{~V}, \mathrm{R}_{\text {OSC }}=178 \mathrm{k} ; 10 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<25 \mathrm{~V}, \\ & S S \_M A X D C=1.84 \mathrm{~V} \end{aligned}$ |  |  | 0.05 | 0.33 | \%/V |
| $\mathrm{V}_{\text {ROSC }}$ | Rosc Pin voltage |  |  | 1 |  | V |

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. COMP $=$ open, $F B=1.4 V, R_{0 S C}=178 \mathrm{k}, \mathrm{SYNC}=0 \mathrm{~V}, \mathrm{SS}$ _MAXDC $=V_{\text {REF }}$, $V_{\text {REF }}=0.1 \mu F, S_{-} V_{S E C}=2 V, B L A N K=40 k, D E L A Y=40 k, I_{\text {SENSE }}=0 V, O C=0 V, O U T=1 n F, V_{I N}=15 V, S O U T=$ open, unless otherwise specified.| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| FB Reference Voltage | $10 \mathrm{~V}<\mathrm{V}_{\text {IN }}<25 \mathrm{~V}, \mathrm{~V}_{\text {OL }}+0.2 \mathrm{~V}<\mathrm{COMP}<\mathrm{V}_{\text {OH }}-0.2$ | $\bullet$ | 1.201 | 1.226 | 1.250 | V |
| FB Input Bias Current | FB $=$ FB Reference Voltage |  |  | -75 | -200 | nA |
| Open Loop Voltage Gain | $\mathrm{V}_{\mathrm{OL}}+0.2 \mathrm{~V}<\mathrm{COMP}<\mathrm{V}_{\text {OH }}-0.2$ |  | 65 | 85 |  | dB |
| Unity Gain Bandwidth | (Note 6) |  |  | 3 |  | MHz |
| COMP Source Current | $F B=1 \mathrm{~V}, \mathrm{COMP}=1.6 \mathrm{~V}$ |  | -4 | -9 |  | mA |
| COMP Sink Current | COMP $=1.6 \mathrm{~V}$ |  | 4 | 10 |  | mA |
| COMP Current (Disabled) | $F B=V_{\text {REF }}, C O M P=1.6 \mathrm{~V}$ |  | 18 | 23 | 28 | $\mu \mathrm{A}$ |
| COMP High Level: $\mathrm{V}_{\mathrm{OH}}$ | $F B=1 \mathrm{~V}, \mathrm{I}_{(\text {COMP }}=-250 \mu \mathrm{~A}$ |  | 2.7 | 3.2 |  | V |
| COMP Active Threshold | FB $=1 \mathrm{~V}$, SOUT Duty Cycle > 0 \% |  | 0.7 | 1.0 |  | V |
| COMP Low Level: $\mathrm{V}_{0 \mathrm{~L}}$ | $\mathrm{I}_{(\text {COMP })}=250 \mu \mathrm{~A}$ |  |  | 0.15 | 0.4 | V |


| CURRENT SENSE |
| :---: |
| $\mathrm{I}_{\text {SENSE }}$ Maximum Threshold |
| ISENSE Input Current (Duty Cycle = 0\%) ISENSE Input Current (Duty Cycle = 80\%) |
| OC Threshold |
| OC Input Current |
| Default Blanking Time |
| Adjustable Blanking Time |
| $V_{\text {bLank }}$ |


| COMP $=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}$ |  | 197 | 220 | 243 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{COMP}=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}(\text { Note } 4) \\ & \mathrm{COMP}=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}(\text { Note } 4) \end{aligned}$ |  |  | $\begin{gathered} -8 \\ -35 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | $\bullet$ | 98 | 107 | 116 | mV |
| ( $0 C=100 \mathrm{mV}$ ) |  |  | -50 | -100 | nA |
| COMP $=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}$ (Note 10) |  |  | 180 |  | ns |
| $\mathrm{COMP}=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}, \mathrm{R}_{\text {BLANK }}=120 \mathrm{k}$ |  |  | 540 |  | ns |
|  |  |  | 1 |  | V |

SOUT DRIVER

| SOUT Clamp Voltage | $I_{\text {(GATE) }}=0 \mu \mathrm{~A}, \mathrm{COMP}=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}$ | 10.5 | 12 | 13.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOUT Low Level | ${ }^{\prime}$ (GATE) $=25 \mathrm{~mA}$ |  | 0.5 | 0.75 | V |
| SOUT High Level | $\begin{aligned} & \mathrm{I}_{(\mathrm{GATE})}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{COMP}=2.5 \mathrm{~V}, \\ & \mathrm{FB}=1 \mathrm{~V} \end{aligned}$ | 10 |  |  | V |
| SOUT Active Pull-Off in Shutdown | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, SD_V $\mathrm{V}_{\text {SEC }}=0 \mathrm{~V}$, SOUT $=1 \mathrm{~V}$ | 1 |  |  | mA |
| SOUT to OUT (Rise) DELAY (tdelay) | $\begin{aligned} & \text { COMP }=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}(\text { (Note 10 }) \\ & \mathrm{R}_{\text {DELAY }}=120 \mathrm{k} \end{aligned}$ |  | $\begin{gathered} 40 \\ 120 \end{gathered}$ |  | ns <br> ns |
| $V_{\text {delay }}$ |  |  | 0.9 |  | V |

## OUT DRIVER

| OUT Rise Time | $\mathrm{FB}=1 \mathrm{~V}, \mathrm{CL}=1 \mathrm{nF}($ Notes 3, 6) | 50 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT Fall Time | FB $=1 \mathrm{~V}, \mathrm{CL}=1 \mathrm{nF}($ Notes 3, 6) | 30 |  |  | ns |
| OUT Clamp Voltage | $\mathrm{I}_{\text {(GATE) }}=0 \mu \mathrm{~A}, \mathrm{COMP}=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}$ | 11.5 | 13 | 14.5 | V |
| OUT Low Level | $\begin{aligned} & \mathrm{I}_{(\mathrm{GATE})}=20 \mathrm{~mA} \\ & \mathrm{I}_{(\mathrm{GATE})}=200 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.45 \\ & 1.25 \end{aligned}$ | $\begin{gathered} \hline 0.75 \\ 1.8 \end{gathered}$ |  |
| OUT High Level | $\begin{aligned} & l_{(G A T E)}=-20 \mathrm{~mA}, \mathrm{~V}_{I N}=12 \mathrm{~V}, \mathrm{COMP}=2.5 \mathrm{~V}, \\ & \mathrm{FB}=1 \mathrm{~V} \\ & \mathrm{I}_{(\text {GATE })}=-200 \mathrm{~mA}, \mathrm{~V}_{I N}=12 \mathrm{~V}, \mathrm{COMP}=2.5 \mathrm{~V}, \\ & \mathrm{FB}=1 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 9.9 \\ 9.75 \end{gathered}$ |  |  |  |
| OUT Active Pull-Off in Shutdown | $V_{\text {IN }}=5 \mathrm{~V}, S_{-} \mathrm{V}_{\text {SEC }}=0 \mathrm{~V}, 0 \mathrm{UT}=1 \mathrm{~V}$ | 20 |  |  | mA |

## ELECTRICAL CHARACTERISTICS The edenotes the speciifications which apply vere the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. COMP $=$ open, $\mathrm{FB}=1.4 \mathrm{~V}$, $\mathrm{R}_{0 S C}=178 \mathrm{k}$, SYNC $=0 \mathrm{~V}$, SS_MAXDC $=\mathrm{V}_{\text {REF }}$, $V_{\text {REF }}=0.1 \mu F, S_{-} V_{S E C}=2 V, B L A N K=40 k, D E L A Y=40 k, I_{\text {SENSE }}=0 V, O C=0 V, O U T=1 n F, V_{I N}=15 V, S O U T=$ open, unless otherwise specified.| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT Max Duty Cycle | $\begin{aligned} & \text { COMP }=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}, \mathrm{R}_{\text {DELAY }}=10 \mathrm{k} \\ & \left(\mathrm{f}_{\text {OSC }}=200 \mathrm{kHz}\right) \\ & \text { SD } \mathrm{V} \text { SEC }=1.4 \mathrm{~V}, \text { SS_MAXDC }=\mathrm{V}_{\text {REF }} \end{aligned}$ | 83 | 90 |  | \% |
| OUT Max Duty Cycle Clamp | $\begin{aligned} & \text { COMP }=2.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}, \mathrm{R}_{\text {DELAY }}=10 \mathrm{k} \\ & \left(\mathrm{f}_{\text {OSC }}=200 \mathrm{kHz}\right) \\ & \text { SD_V }_{\text {SEC }}=1.32 \mathrm{~V}, \text { SS_MAXDC }=1.84 \mathrm{~V} \\ & \text { SD_V }_{\text {SEC }}=2.64 \mathrm{~V}, \text { SS_MAXDC }=1.84 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 63.5 \\ 25 \end{gathered}$ | $\begin{aligned} & 72 \\ & 33 \end{aligned}$ | $\begin{gathered} 80.5 \\ 41 \end{gathered}$ | \% |

SOFT-START

| SS_MAXDC Low Level: V 0 L | $\mathrm{I}_{(\text {SS_MAXDC })}=150 \mu \mathrm{~A}, 0 \mathrm{OC}=1 \mathrm{~V}$ | 0.2 | V |
| :---: | :---: | :---: | :---: |
| SS_MAXDC Soft-Start Reset Threshold | Measured on SS_MAXDC | 0.45 | V |
| SS_MAXDC Active Threshold | $F B=1 V, D C>0 \%$ | 0.8 | V |
| SS_MAXDC Input Current (Soft-Start Pulldown: Idis) | SS_MAXDC $=1 \mathrm{~V}, S^{2}$ - $\mathrm{V}_{\text {SEC }}=1.4 \mathrm{~V}, 0 \mathrm{C}=1 \mathrm{~V}$ | 800 | $\mu \mathrm{A}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LT1952EGN is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT1952IGN is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range.
Note 3: Rise and Fall times are measured at $10 \%$ and $90 \%$ levels.
Note 4: Guaranteed by correlation to static test.
Note 5: This IC includes over-temperature protection that is intended to protect the device during momentary overload conditions. Junction
temperature will exceed $125^{\circ} \mathrm{C}$ when over-temperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 6: Guaranteed but not tested.
Note 7: Maximum recommended SYNC frequency $=500 \mathrm{kHz}$.
Note 8: In applications where the $\mathrm{V}_{\text {IN }}$ pin is supplied via an external RC network from a SYSTEM $\mathrm{V}_{\text {IN }}>25 \mathrm{~V}$, an external zener with clamp voltage $\mathrm{V}_{\text {IN }} \mathrm{ON}(\mathrm{MAX})<\mathrm{V}_{\mathrm{Z}}<25 \mathrm{~V}$ should be connected from the $\mathrm{V}_{\text {IN }}$ pin to ground.
Note 9: $\mathrm{V}_{\text {IN }}$ start-up current is measured at $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IN ON }}-0.25 \mathrm{~V}$ and scaled by $\times 1.18$ (to correlate to worst case $\mathrm{V}_{\text {IN }}$ start-up current at $\mathrm{V}_{\text {IN }}$ ON). Note 10: Timing for $R=40 \mathrm{k}$ derived from measurement with $R=240 \mathrm{k}$.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS




1952 G13
$I_{\text {SENSE }}$ Maximum Threshold vs Duty Cycle (Programming Slope Compensation)


COMP Sink Current vs
Temperature


1952 G11
I Sense Maximum Threshold vs Temperature


OC (Over-Current) Threshold vs Temperature


1952 G17
(Disabled) COMP Pin Current vs Temperature

$I_{\text {Sense }}$ Pin Current (Out of Pin) vs Duty Cycle


1952 G15


1952 G18

## TYPICAL PERFORMANCE CHARACTERISTICS



OUT Rise/Fall Time vs OUT Load Capacitance


2 G20
OUT: Max Duty Cycle CLAMP vs SS_MAXDC



1952 G19


1952 G21
SS_MAXDC Setting vs fosc (for OUT DC = 72\%)



OUT: Max Duty Cycle CLAMP vs


1952 G22


1952 G25

## PIn fUnCTIOnS

COMP (Pin 1): Output Pin of the Error Amplifier. The error amplifier is an op amp, allowing various compensation networks to be connected between the COMP pin and FB pin for optimum transient response. The voltage on this pin corresponds to the peak current of the external FET. Full operating voltage range is between 0.8 V and 2.5 V corresponding to 0 mV to 220 mV at the $\mathrm{I}_{\text {SENSE }}$ pin. For applications using the 100 mV OC pin for over-current detection, typical operating range for the COMP pin is 0.8 V to 1.6 V . For isolated applications where COMP is controlled by an opto-coupler, the COMP pin output drive can be disabled with $\mathrm{FB}=\mathrm{V}_{\text {REF }}$, reducing the COMP pin current to (COMP - 0.7)/40k.
FB (Pin 2): Monitors the output voltage via an external resistor divider and is compared with an internal 1.23 V reference by the error amplifier. FB connected to $V_{\text {REF }}$ disables error amplifier output.
$\mathbf{R}_{\text {OSC }}$ (Pin 3): A resistor to ground programs the operating frequency of the IC between 100 kHz and 500 kHz . Nominal voltage on the $\mathrm{R}_{0 \text { Sc }}$ pin is 1.0 V .
SYNC (Pin 4): Used to Synchronize the Internal Oscillator to an External Signal. It is directly logic compatible and can be driven with any signal between $10 \%$ and $90 \%$ duty cycle. If unused, the pin can be left open or connected to ground.
SS_MAXDC (Pin 5): External resistor divider from VREF sets maximum duty cycle clamp (SS_MAXDC $=1.84 \mathrm{~V}$, SD_V $V_{\text {SEC }}=1.32 \mathrm{~V}$ gives $72 \%$ duty cycle). Capacitor on SS_MAXDC pin in combination with external resistor divider sets soft-start timing.
$\mathbf{V}_{\text {REF }}$ (Pin 6): The output of an internal 2.5 V reference which supplies control circuitry in the IC. Capable of sourcing up to 2.5 mA drive for external use. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
SD_V SEC (Pin 7): The SD_V ${ }_{\text {SEC }}$ pin, when pulled below its accurate 1.32 V threshold, is used to turn off the IC and reduce current drain from $V_{I N}$. The $S D_{-} V_{\text {SEC }}$ pin is connected to system input voltage through a resistor divider to define undervoltage lockout (UVLO) and to provide a

Volt-Second clamp on the OUT pin. A 10 $\mathrm{\mu A}$ pin current hysteresis allows external programming of UVLO hysteresis.

## GND (Pin 8): Analog Ground.

BLANK (Pin 9): A resistor to ground adjusts the extended blanking period of the over-current and current sense amplifier outputs during FET turn on - to prevent false current limit trip. Increasing the resistor value increases the blanking period.
$I_{\text {SENSE }}$ (Pin 10): The Current Sense Input for the Control Loop. Connect this pin to the sense resistor in the source of the external power MOSFET. A resistor in series with the $I_{\text {SENSE }}$ pin programs slope compensation.
OC (Pin 11): An accurate 100 mV threshold, independent of duty cycle, for over-current detection and trigger of soft-start. Connect this pin directly to the sense resistor in the source of the external power MOSFET.
DELAY (Pin 12): A resistor to ground adjusts the delay period between SOUT rising edge and OUT rising edge. Used to maximize efficiency in forward converter applications by adjusting the control timing of secondary side synchronous rectifier MOSFETs. Increasing the resistor value increases the delay period.
PGND (Pin 13): Power Ground.
OUT (Pin 14): Drives the Gate of an N-channel MOSFET between OV and $\mathrm{V}_{\mathrm{IN}}$. OUT is actively clamped to 13 V . Active pull-off exists in shutdown (see electrical specification).
VIN (Pin 15): Input Supply for the Part. It must be closely decoupled to ground. An internal undervoltage lockout threshold exists for $\mathrm{V}_{\text {IN }}$ at approximately 14.25 V on and 8.75 V off.

SOUT (Pin 16): Switched Output in Phase with OUT Pin. Provides sync signal for control of secondary side FETs in forward converter applications requiring highly efficient synchronous rectification. SOUT is actively clamped to 12 V . Active pull-off exists in shutdown (see electrical specification).

## timing DIAGRAm



Figure 1. Timing Diagram

## BLOCK DIAGRAM



Figure 2. Block Diagram

## OPERATION

## Introduction

The LT1952 is a current mode synchronous PWM controller optimized for control of the simplest forward converter topology — using only one primary MOSFET. The LT1952 is ideal for 25 W to 500 W power systems where very high efficiency and reliability, low complexity and cost are required in a small space. Key features of the LT1952 include an adaptive maximum duty cycle clamp for the single primary MOSFET. An additional output signal is included for synchronous rectifier control. A precision 100 mV threshold senses over-current conditions and triggers Soft-Start for low stress short circuit protection and control. The key functions of the LT1952 are shown in the Block Diagram in Figure 2.

## Part Startup

In normal operation the SD_V ${ }_{\text {SEC }}$ pin must exceed 1.32 V and the $\mathrm{V}_{\mathrm{IN}}$ pin must exceed 14.25 V to allow the part to turn on. This combination of pin voltages allows the 2.5 V $V_{\text {REF }}$ pin to become active, supplying the LT1952 control circuitry and providing up to 2.5 mA external drive. SD_V $\mathrm{V}_{\text {SEC }}$ threshold can be used for externally programming an undervoltage lockout (UVLO) threshold on the system input voltage. Hysteresis on the UVLO threshold can also be programmed since the SD_VSEC pin draws $11 \mu \mathrm{~A}$ just before part turn on and $0 \mu \mathrm{~A}$ after part turn on.

With the LT1952 turned on, the $\mathrm{V}_{\text {IN }}$ pin can drop as low as 8.75 V before part shutdown occurs. This $\mathrm{V}_{\text {IN }}$ pin hysteresis (5.5V) combined with low 460uA start-up input current allows low power start-up using a resistor/capacitor network from system $\mathrm{V}_{\text {IN }}$ to supply the $\mathrm{V}_{\text {IN }}$ pin (Figure 3). The $\mathrm{V}_{\text {IN }}$ capacitor value is chosen to prevent $\mathrm{V}_{\text {IN }}$ falling below 8.75 V before an auxiliary winding in the converter takes over supply to the $\mathrm{V}_{\text {IN }}$ pin.

## Output Drivers

The LT1952 has two outputs, SOUT and OUT. The OUT pin provides a $\pm 1 \mathrm{~A}$ peak MOSFET gate drive clamped to 13 V . The SOUT pin has a $\pm 50 \mathrm{~mA}$ peak drive clamped to 12 V and provides sync signal timing for synchronous rectification control.

For SOUT and OUT turn on, a PWM latch is set at the start of each main oscillator cycle. OUT turn on is delayed from SOUT turn on by a time $t_{\text {DELAY }}$ (Figure 2). $\mathrm{t}_{\text {DELAY }}$ is programmed using a resistor from the DELAY pin to ground and is used to set the timing control of the secondary synchronous rectifiers for optimum efficiency.

SOUT and OUT turn off at the same time each cycle by one of three methods:
(1) MOSFET peak current sense at $I_{\text {SENSE }}$ pin
(2) Adaptive maximum duty cycle clamp reached during load/line transients
(3) Maximum duty cycle reset of the PWM latch

During any of the following conditions - low $\mathrm{V}_{\mathrm{IN}}$, low SD_V ${ }_{\text {SEC }}$ or over-current detection at the OC pin - a soft-start event is latched and both SOUT and OUT turn off immediately (Figure 1).

## Leading Edge Blanking

To prevent MOSFET switching noise causing premature turn off of SOUT or OUT, programmable leading edge blanking exists. This means both the current sense comparator and over-current comparator outputs are ignored during MOSFET turn on and for an extended period after the OUT leading edge (Figure 6). The extended blanking period is programmable by adjusting a resistor from the BLANK pin to ground.

## Adaptive Maximum Duty Cycle Clamp (Volt-Second Clamp)

For forward converter applications using the simplest topology of a single MOSFET on the primary, a maximum switch duty cycle clamp which adapts to transformer input voltage is necessary for reliable control of the MOSFET. This volt-second clamp provides a safeguard for transformer reset that prevents transformer saturation. Instantaneous load changes can cause the converter loop to demand maximum duty cycle. If the maximum duty cycle of the switch is too great, the transformer reset voltage can exceed the voltage rating of the primary-side MOSFET with catastrophic damage. Many converters solve this problem

## OPERATION

by limiting the operational duty cycle of the MOSFET to $50 \%$ or less - or by using a fixed (non-adaptive) maximum duty cycle clamp with very large voltage rated MOSFETs. The LT1952 provides a volt-second clamp to allow MOSFET duty cycles well above $50 \%$. This gives greater power utilization for the MOSFET, rectifiers and transformer resulting in less space for a given power output. In addition, the volt-second clamp allows a reduced voltage rating on the MOSFET resulting in lower RDS ${ }_{0 N}$ for greater efficiency. The volt-second clamp defines a maximum duty cycle 'guard rail' which falls when system input voltage increases.
The LT1952 SD_V ${ }_{\text {SEC }}$ and SS_MAXDC pins provide a capacitorless, programmable volt-second clamp solution. Some controllers with volt-second clamps control switch maximum duty cycle by using an external capacitor to program maximum switch ON time. Such techniques have a volt-second clamp inaccuracy directly related to the error of the external capacitor/pin capacitance and the error/drift of the internal oscillator. The LT1952 uses simple resistor ratios to implement a volt-second clamp without the need for an accurate external capacitor and with an order of magnitude less dependency on oscillator error.

An increase of voltage at the SD_V $V_{\text {SEC }}$ pin causes the maximum duty cycle clamp to decrease. If $S D_{-} V_{S E C}$ is resistively divided down from transformer input voltage, a volt-second clamp is realised. To adjust the initial maximum duty cycle clamp, the SS_MAXDC pin voltage is programmed by a resistor divider from the $2.5 \mathrm{~V} \mathrm{~V}_{\text {REF }}$ pin to ground. An increase of programmed voltage on SS_MAXDC pin provides an increase of switch maximum duty cycle clamp.

## Soft-Start

The LT1952 provides true PWM soft-start by using the SS_MAXDC pin to control soft-start timing. The proportional relationship betweenSS_MAXDC voltage and switch maximum duty cycle clamp allows the SS_MAXDC pin to slowly ramp output voltage by ramping the maximum switch duty cycle clamp - until switch duty cycle clamp seamlessly meets the natural duty cycle of the converter.

A soft-start event is triggered whenever $\mathrm{V}_{\text {IN }}$ is too low, SD_V ${ }_{\text {SEC }}$ is too low (UVLO), or a 100 mV over-current threshold at OC pin is exceeded. Whenever a soft-start event is triggered, switching at SOUT and OUT is stopped immediately.
The SS_MAXDC pin is discharged and only released for charging when it has fallen below it's reset threshold of 0.45 V and all faults have been removed. Increasing voltage on the SS_MAXDC pin above 0.8 V will increase switch maximum duty cycle. A capacitor to ground on the SS_MAXDC pin in combination with a resistor divider from $V_{\text {REF }}$, defines the soft-start timing.

## Current Mode Topology (ISENSE Pin)

The LT1952 current mode topology eases frequency compensation requirements because the output inductor does not contribute to phase delay in the regulator loop. This current mode technique means that the error amplifier (nonisolated applications) or the optocoupler (isolated applications) commands current (rather than voltage) to be delivered to the output. This makes frequency compensation easier and provides faster loop response to output load transients.
A resistor divider from the application's output voltage generates a voltage at the inverting FB input of the LT1952 error amplifier (or to the input of an external optocoupler) and is compared to an accurate reference ( 1.23 V for LT1952). The error amplifier output (COMP) defines the input threshold (ISENSE) of the current sense comparator. COMP voltages between 0.8 V (active threshold) and 2.5 V define a maximum $I_{\text {SENSE }}$ threshold from 0 mV to 220 mV . By connecting $I_{\text {SENSE }}$ to a sense resistor in series with the source of an external power MOSFET, the MOSFET peak current trip point (turn off) can be controlled by COMP level and hence by the output voltage. An increase in output load current causing the output voltage to fall, will cause COMP to rise, increasing I ${ }_{\text {SENSE }}$ threshold, increasing the current delivered to the output. For isolated applications, the error amplifier COMP output can be disabled to allow the optocoupler to take control. Setting FB $=\mathrm{V}_{\text {REF }}$ disables the error amplifier COMP output, reducing pin current to (COMP - 0.7)/40k.

## operation

## Slope Compensation

The current mode architecture requires slope compensation to be added to the current sensing loop to prevent subharmonic oscillations which can occur for duty cycles above $50 \%$. Unlike most current mode converters which have a slope compensation ramp that is fixed internally, placing a constraint on inductor value and operating frequency, the LT1952 has externally adjustable slope compensation. Slope compensation can be programmed by inserting an external resistor ( $\mathrm{R}_{\text {SLOPE }}$ ) in series with the I IENSE pin. The LT1952 has a linear slope compensation ramp which sources current out of the $I_{\text {SENSE }}$ pin of approximately $8 \mu \mathrm{~A}$ at $0 \%$ duty cycle to $35 \mu \mathrm{~A}$ at $80 \%$ duty cycle.

## Over-Current Detection and Soft-Start (OC Pin)

An added feature to the LT1952 is a precise 100 mV sense threshold at the OC pin used to detect over-current conditions in the converter and set a soft-start latch. The OC pin
is connected directly to the source of the primary side MOSFET to monitor peak current in the MOSFET (Figure 7). The 100 mV threshold is constant over the entire duty cycle range of the converter because it is unaffected by the slope compensation added to the ISENSE pin.

## Synchronizing

A SYNC pin allows the LT1952 oscillator to be synchronized to an external clock. The SYNC pin can be driven from a logic level output, requiring less than 0.8 V for a logic level low and greater than 2.2 V for a logic level high. Duty cycle should run between $10 \%$ and $90 \%$. To avoid loss of slope compensation during synchronization, the free running oscillator frequency (fosc) should be programmed to $80 \%$ of the external clock frequency ( $f_{S Y N C}$ ). The RSLOPE resistor chosen for non-synchronized operation should be increased by $1.25 x\left(=\mathrm{f}_{\text {SYNC }} / \mathrm{f}_{\text {OSC }}\right)$.

## APPLICATIONS InFORMATION

## Shutdown and Programming Undervoltage Lockout

The LT1952 has an accurate 1.32 V shutdown threshold at the $S_{D} V_{\text {SEC }}$ pin. This threshold can be used in conjunction with a resistor divider to define the undervoltage lockout threshold (UVLO) of the system input voltage ( $\mathrm{V}_{\mathrm{S}}$ ) to the power converter (Figure 3). A pin current hysteresis ( $11 \mu \mathrm{~A}$ before part turn on, $0 \mu \mathrm{~A}$ after part turn on) allows UVLO hysteresis to be programmed. Calculation of the ON/OFF thresholds for the supply (SV ${ }_{\text {IN }}$ ) to the power converter can be made as follows:

$$
\begin{aligned}
& \mathrm{V}_{\text {S OfF }}^{\text {Threshold }}=1.32[1+(\mathrm{R} 1 / \mathrm{R} 2)] \\
& \mathrm{V}_{\text {S ON }} \text { Threshold }=\text { SV IN OFF }+(11 \mu \mathrm{~A} \bullet \mathrm{R} 1)
\end{aligned}
$$

A simple open drain transistor can be added to the resistor divider network at the SD_V $\mathrm{V}_{\text {SEC }}$ pin to control the turn off of the LT1952 (Figure 3).
The SD_V ${ }_{\text {SEC }}$ pin must not be left open since there must be an external source current $>11 \mu \mathrm{~A}$ to lift the pin past its 1.32 V threshold for part turn on.


Figure 3. Programming Undervoltage Lockout (UVLO)

## Micropower Start-Up: Selection of Start-Up Resistor and Capacitor for $\mathrm{V}_{\mathrm{IN}}$

The LT1952 uses turn-on voltage hysteresis at the $\mathrm{V}_{\text {IN }}$ pin and low start-up current to allow micro-power start-up (Figure 4). The LT1952 monitors $\mathrm{V}_{\text {IN }}$ pin voltage to allow partturn on at 14.25 V and part turn off at 8.75 V . Low startup current $(460 \mu \mathrm{~A})$ allows a large resistor to be connected

## APPLICATIONS IIFORMATION

between system input supply and $\mathrm{V}_{\mathrm{IN}}$. Once the part is turned on, input current increases to drive the IC ( 4.5 mA ) and the output drivers (l$l_{\text {DRIVE }}$ ). A large enough capacitor is chosen at the $\mathrm{V}_{\text {IN }}$ pin to prevent $\mathrm{V}_{\text {IN }}$ falling below 8.5 V before an auxiliary winding in the converter takes over supply to $\mathrm{V}_{\text {IN }}$. This technique allows a simple resistor/ capacitor for start-up which draws low power from the system supply to the converter. The values for $\mathrm{R}_{\text {START }}$ and $\mathrm{C}_{\text {START }}$ are given by:

$$
\begin{aligned}
& \mathrm{R}_{\text {START(MAX })}=\left(\mathrm{V}_{\mathrm{S}(\mathrm{MIN})}-\mathrm{V}_{\text {IN ON(max })}\right) / I_{\text {START(MAX }} \\
& \mathrm{C}_{\text {START(MIN })}=\left(\mathrm{I}_{Q(\text { MAX })}+\mathrm{I}_{\text {DRIVE(MAX) }}\right) \cdot \mathrm{t}_{\text {START }} / \\
& \mathrm{V}_{\text {IN HYST(MIN })}
\end{aligned}
$$

Example:

$$
\begin{aligned}
& \text { For } \mathrm{V}_{\mathrm{S}(\mathrm{MIN})}=36 \mathrm{~V}, \mathrm{~V}_{\text {IN ON(MAX }}=15.75 \mathrm{~V} \text {, } \\
& I_{S T A R T}(M A X)=700 \mu A, I_{Q(M A X)}=5.5 \mathrm{~mA} \text {, } \\
& I_{\text {DRIVE(MAX) }}=5 \mathrm{~mA}, \mathrm{~V}_{\text {IN HYST }}(\mathrm{MII})=3.75 \mathrm{~V} \\
& \text { and } \text { tstart }=100 \mu \mathrm{~S} \text {, } \\
& R_{\text {START }}=(36-15.75) / 700 \mu \mathrm{~A}=28.9 \mathrm{k} \text { (choose } 28.7 \mathrm{k} \text { ) } \\
& \mathrm{C}_{\text {START }}=(5.5 \mathrm{~mA}+5 \mathrm{~mA}) \cdot 100 \mu \mathrm{~S} / 3.75 \mathrm{~V}=0.28 \mu \mathrm{~F} \\
& \text { (typically choose } \geq 1 \mu \mathrm{~F} \text { ) }
\end{aligned}
$$

For system input voltages exceeding the absolute maximum rating of the LT1952 $\mathrm{V}_{\text {IN }}$ pin, an external zener should be connected from the $\mathrm{V}_{\text {IN }}$ pin to ground. This covers the condition where $\mathrm{V}_{\text {IN }}$ charges past $\mathrm{V}_{\text {IN ON }}$ (typically 14.25 V ) but the part does not turn on because SD_ $_{\text {SEC }}<1.32 \mathrm{~V}$. In this condition $\mathrm{V}_{\text {IN }}$ will continue to charge towards system

*FOR $V_{S}>25 \mathrm{~V}$, ZENER D1 RECOMMENDED ( $\mathrm{V}_{\text {IN }}$ ON(MAX) $<\mathrm{V}_{\mathrm{Z}}<25 \mathrm{~V}$ )

Figure 4. Low Power Start-Up
$\mathrm{V}_{\text {IN }}$, possibly exceeding the rating for the $\mathrm{V}_{\text {IN }}$ pin. The zener voltage should obey $\mathrm{V}_{\text {IN }} \mathrm{ON}(\mathrm{MAX})<\mathrm{V}_{\mathrm{Z}}<25 \mathrm{~V}$.

## Programming Oscillator Frequency

The oscillator frequency ( $\mathrm{f}_{\mathrm{Osc}}$ ) of the LT1952 is programmed using an external resistor ( $\mathrm{R}_{\text {OSC }}$ ) connected between the $\mathrm{R}_{0 S c}$ pin and ground. Figure 5 shows typical $f_{\text {OSC }}$ vs. R R OSC resistor values. The LT1952 free-running oscillator frequency is programmable in the range of 100 kHz to 500 kHz .
Stray capacitance and potential noise pickup on the Rosc pin should be minimized by placing the $\mathrm{R}_{0 \text { Sc }}$ resistor as close as possible to the $\mathrm{R}_{0 \mathrm{Sc}}$ pin and keeping the area of the Rosc node as small as possible. The ground side of the Rosc resistor should be returned directly to the (analog ground) GND pin. Rosc can be calculated by,

$$
\mathrm{R}_{0 S C}=9.125 \mathrm{k}\left[\left(4100 \mathrm{k} / \mathrm{f}_{0 S c}\right)-1\right]
$$



Figure 5. Oscillator Frequency (fosc) vs $\mathrm{R}_{\text {OSC }}$

## Programming Leading Edge Blank Time

For PWM controllers driving external MOSFETs, noise can be generated at the source of the MOSFET during gate rise time and some time thereafter. This noise can potentially exceed the OC and I IENSE pin thresholds of the LT1952 to cause premature turn off of SOUT and OUT in addition to false trigger of soft-start. The LT1952 provides programmable leading edge blanking of the OC and ISENSE COmparator outputs to avoid false current sensing during MOSFET switching.

## APPLICATIONS InFORMATION

Blanking is provided in 2 phases (Figure 6): The first phase automatically blanks during gate rise time. Gate rise times can vary depending on MOSFET type. For this reason the LT1952 performs true 'leading edge blanking' by automatically blanking OC and I IEENSE Comparator outputs until OUT rises to within 0.5 V of $\mathrm{V}_{\text {IN }}$ or reaches its clamp level of 13 V . The second phase of blanking starts after the leading edge of OUT has been completed. This phase is programmable by the user with a resistor connected from the BLANK pinto ground. Typical durations for this portion of the blanking period are from 45 ns at $\mathrm{R}_{\text {BLANK }}=10 \mathrm{k}$ to 540 ns at $\mathrm{R}_{\text {BLANK }}=120 \mathrm{k}$. Blanking duration can be approximated as:

$$
\text { Blanking }(\text { extended })=\left[45\left(\mathrm{R}_{\text {BLANK }} / 10 \mathrm{k}\right)\right] \mathrm{ns}
$$

(see graph in Typical Performance Characteristics)


Figure 6. Leading Edge Blank Timing

## Programming Current Limit (OC Pin)

The LT1952 uses a precise 100 mV sense threshold at the OC pin to detect over-current conditions in the converter and set a soft-start latch. It is independent of duty cycle because it is not affected by slope compensation programmed at the I IENSE pin. The OC pin monitors the peak current in the primary MOSFET by sensing the voltage across a sense resistor $\left(R_{S}\right)$ in the source of the MOSFET.

The current limit for the converter can be programmed by,

$$
\text { Current limit }=\left(100 \mathrm{mV} / \mathrm{R}_{\mathrm{S}}\right)\left(\mathrm{N}_{\mathrm{P}} / \mathrm{N}_{S}\right)-(1 / 2)\left(\mathrm{I}_{\mathrm{RIPPLE}}\right)
$$ where,

$R_{S}=$ sense resistor in source of primary MOSFET
$I_{\text {RIPPLE }}=p-p$ ripple current in the output inductor L1
$N_{S}=$ number of transformer secondary turns
$N_{P}=$ number of transformer primary turns

## Programming Slope Compensation

The LT1952 uses a current mode architecture to provide fast response to load transients and to ease frequency compensation requirements. Current mode switching regulators which operate with duty cycles above $50 \%$ and have continuous inductor current must add slope compensation to their current sensing loop to prevent subharmonic oscillations. (For more information on slope compensation, see Application Note 19.) The LT1952 has programmable slope compensation to allow a wide range of inductor values, to reduce susceptibility to PCB generated noise and to optimize loop bandwidth. The LT1952 programs slope compensation by inserting a resistor RSLOPE in series with the I SENSE pin (Figure 7). The LT1952 generates a current at the I IENSE pin which is linear from $0 \%$ duty cycle to the maximum duty cycle of the OUT pin. A simple calculation of I(ISENSE) • R RLOPE gives an added ramp to the voltage at the I SENSE pin for programmable slope compensation. (See both graphs 'I ${ }_{\text {SENSE }}$ Pin Current vs. Duty Cycle' and 'I SENSE Maximum Threshold vs Duty Cycle’ in the Typical Performance Characteristics section.)


Figure 7. Programming Slope Compensation

## APPLICATIONS INFORMATION

## Programming Synchronous Rectifier Timing: SOUT to OUT delay ('t DELAY')

The LT1952 has an additional output SOUT which provides a $\pm 50 \mathrm{~mA}$ peak drive clamped to 12 V . In applications requiring synchronous rectification for high efficiency, the LT1952 SOUT provides a sync signal for secondary side control of the synchronous rectifier MOSFETs (Figure11). Timing delays through the converter can cause nonoptimum control timing for the synchronous rectifier MOSFETs. The LT1952 provides a programmable delay ( $t_{\text {delay, }}$ Figure 8) between SOUT rising edge and OUT rising edge to optimize timing control for the synchronous rectifier MOSFETs to achieve maximum efficiency gains. A resistor $R_{\text {DELAY }}$ Connected from the DELAY pin to ground sets the value of $t_{\text {DELAY }}$. Typical values for $t_{\text {DELAY }}$ range from 10 ns with $\mathrm{R}_{\text {DELAY }}=10 \mathrm{k}$ to 160 ns with $\mathrm{R}_{\text {DELAY }}=160 \mathrm{k}$. (see graph in Typical Performance Characteristics)


Figure 8. Programming SOUT to OUT Delay: $\mathrm{t}_{\text {DELAY }}$

## Programming Maximum Duty Cycle Clamp

For forward converter applications using the simplest topology of a single MOSFET on the primary, a maximum switch duty cycle clamp which adapts to transformer input voltage is necessary for reliable control of the MOSFET. This volt-second clamp provides a safeguard for transformer reset that prevents transformer saturation. The LT1952 SD_V ${ }_{\text {SEC }}$ and SS_MAXDC pins provide a capaci-tor-less, programmable volt-second clamp solution using simple resistor ratios (Figure 9).
An increase of voltage at the SD_V SEC pin causes the maximum duty cycle clamp to decrease. Deriving SD_V $\mathrm{V}_{\text {SEC }}$ from a resistor divider connected to system input voltage creates the volt-second clamp. The maximum duty cycle clamp can be adjusted by programming voltage on the

SS_MAXDC pin using a resistor divider from $V_{\text {REF }}$. An increase of voltage at the SS_MAXDC pin causes the maximum duty cycle clamp to increase.

To program the volt-second clamp, the following steps should be taken:
(1) The maximum operational duty cycle of the converter should be calculated for the given application.
(2) An initial value for the maximum duty cycle clamp should be calculated using the equation below with a first pass guess for SS_MAXDC.
Note: Since maximum operational duty cycle occurs at minimum system input voltage (UVLO), the voltage at the SD_V SEC $\operatorname{pin}=1.32 \mathrm{~V}$.

> Max Duty Cycle Clamp (OUT pin)
> $=k \cdot 0.522\left(S S \_M A X D C(D C) / S D \_V_{S E C}\right)-$
> $\left(\right.$ toelay $\left.^{\bullet} \mathrm{f}_{\mathrm{OSC}}\right)$
where,

$$
\begin{aligned}
& \text { SS_MAXDC }(D C)=V_{R E F}\left(R_{B} /\left(R_{T}+R_{B}\right)\right. \\
& \text { SD_V }_{S E C}=1.32 V \text { at minimum system input voltage } \\
& t_{\text {DELAY }}=\text { programmed delay between SOUT and OUT } \\
& k=1.11-5.5 e^{-7} \cdot\left(f_{O S C}\right)
\end{aligned}
$$

(3) The maximum duty cycle clamp calculated in (2) should be programmed to be $10 \%$ greater than the maximum operational duty cycle calculated in (1). Simple adjustment of maximum duty cycle can be achieved by adjusting SS_MAXDC.


Figure 9. Programming Maximum Duty Cycle Clamp

## APPLICATIONS InFORMATION

Example calculation for (2)

$$
\begin{aligned}
& \text { For } R_{T}=35.7 \mathrm{k}, \mathrm{R}_{\mathrm{B}}=100 \mathrm{k}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V} \text {, } \\
& \mathrm{R}_{\text {DELAY }}=40 \mathrm{k}, \mathrm{f}_{\mathrm{OSC}}=200 \mathrm{kHz} \text { and } \mathrm{SD} \_V_{S E C}=1.32 \mathrm{~V} \text {, } \\
& \text { this gives SS_MAXDC }(D C)=1.84 \mathrm{~V}, \mathrm{t}_{\text {DELAY }}=40 \mathrm{~ns} \\
& \text { and } \mathrm{k}=1 \\
& \text { Maximum Duty Cycle Clamp } \\
& =1 \bullet 0.522(1.84 / 1.32)-(40 \mathrm{~ns} \cdot 200 \mathrm{kHz}) \\
& =0.728-0.008=0.72 \text { (Duty Cycle Clamp }=72 \%)
\end{aligned}
$$

Note 1: To achieve the same maximum duty cycle clamp at 100 kHz as calculated for 200 kHz , the SS_MAXDC voltage should be reprogrammed by,

$$
\begin{aligned}
& \text { SS_MAXDC(DC) }(100 \mathrm{kHz}) \\
& =\text { SS_MAXDC(DC) }(200 \mathrm{kHz}) \cdot \mathrm{k}(200 \mathrm{kHz}) / \mathrm{k}(100 \mathrm{kHz}) \\
& =1.84 \cdot 1.0 / 1.055=1.74 \mathrm{~V}(\mathrm{k}=1.055 \text { for } 100 \mathrm{kHz})
\end{aligned}
$$

The second order effect of $\mathrm{t}_{\mathrm{DELAY}}$ should also be considered for final adjustment of SS_MAXDC(DC).

Note 2 : To achieve the same maximum duty cycle clamp while synchronizing to an external clock at the SYNC pin, the SS_MAXDC voltage should be re-programmed as,

$$
\begin{aligned}
& \text { SS_MAXDC (DC) (fsync) } \\
& =\text { SS_MAXDC (DC) }(200 \mathrm{kHz}) \bullet[(f o s c / f s y n c)+ \\
& \left.0.09(f 0 s c / 200 \mathrm{kHz})^{0.6}\right]
\end{aligned}
$$

For SS_MAXDC (DC) $(200 \mathrm{kHz})=1.84 \mathrm{~V}$ for $72 \%$ duty cycle

$$
\begin{aligned}
& \text { SS_MAXDC (DC) (fsync = 250kHz) for } 72 \% \\
& \text { duty cycle } \\
& =1.84 \bullet\left[(200 \mathrm{kHz} / 250 \mathrm{kHz})+0.09(1)^{0.6}\right] \\
& =1.638 \mathrm{~V}
\end{aligned}
$$

## Programming Soft-Start Timing

The LT1952 has built-in soft-start capability to provide low stress controlled startup from a list of fault conditions that can occur in the application (see Figure 1 and Figure 10). The LT1952 provides true PWM soft-start by using the SS_MAXDC pin to control soft-start timing. The proportional relationship betweenSS_MAXDC voltage and switch maximum duty cycle clamp allows the SS_MAXDC pin to slowly ramp output voltage by ramping the maximum switch duty cycle clamp - until switch duty cycle clamp seamlessly meets the natural duty cycle of the converter.

A capacitor CsS on the SS_MAXDC pin and the resistor divider from $\mathrm{V}_{\text {REF }}$ used to program maximum switch duty cycle clamp, determine soft-start timing (Figure 11).

A soft-start event is triggered for the following faults:
(1) $\mathrm{V}_{\text {IN }}<8.75 \mathrm{~V}$, or
(2) $S_{D} V_{\text {SEC }}<1.32 V$ (UVLO), or
(3) $O C>100 \mathrm{mV}$ (over-current condition)

When a soft-start event is triggered, switching at SOUT and OUT is stopped immediately. A soft-start latch is set and SS_MAXDC pin is discharged. The SS_MAXDC pin can only recharge when the soft-start latch has been reset.

Note: A soft-start event caused by (1) or (2) above, also causes $\mathrm{V}_{\text {REF }}$ to be disabled and to fall to ground.


TIMING (B): SOFT-START FAULT REMOVED AFTER SS_MAXDC FALLS PAST 0.45 V

Figure 10. Soft-Start Timing


Figure 11. Programming Soft-Start Timing

APPLICATIONS INFORMATION

Soft-start latch reset requires all of the following:
(A) $\mathrm{V}_{\text {IN }}>14.25^{*}$, and
(B) SD_V SEC $>1.32 \mathrm{~V}$, and
(C) $0 C<100 \mathrm{mV}$, and
(D) SS_MAXDC < 0.45V (SS_MAXDC reset threshold)
${ }^{*} \mathrm{~V}_{\text {IN }}>8.75 \mathrm{~V}$ is ok for latch reset if the latch was only set by over-current condition in (3) above

## SS_MAXDC Discharge Timing

It can be seen in Figure 10 that two types of discharge can occur for the SS_MAXDC pin. In timing (A) the fault that caused the soft-start event has been removed before SS_MAXDC falls to 0.45 V . This means the soft-start latch will be reset when SS_MAXDC falls to 0.45 V and SS_MAXDC will begin charging. In timing (B), the fault that caused the soft-start event is not removed until some time after SS_MAXDC has fallen past 0.45 V . The SS_MAXDC pin continues to discharge to 0.2 V and remains low until all faults are removed.
The time for SS_MAXDC to fall to a given voltage can be approximated as,

$$
\begin{aligned}
& \text { SS_MAXDC }\left(\mathrm{t}_{\text {FALLL }}\right)= \\
& \left(\mathrm{C}_{S S} / \mathrm{DISIS}^{2}\right) \cdot\left[\mathrm{SS} \_\mathrm{MAXDC}(\mathrm{DC})-\mathrm{V}_{S S}(\mathrm{MIN})\right]
\end{aligned}
$$

where,
$I_{\text {DIS }}=$ net discharge current on $C_{S S}$
CSS = capacitor value at SS_MAXDC pin
SS_MAXDC(DC) = programmed DC voltage
$\mathrm{V}_{\text {SS(MIN) }}=$ minimum SS_MAXDC voltage before recharge

$$
I_{D I S} \sim 8 e^{-4}+\left(V_{R E F}-V_{S S(M I N)}\right)\left[\left(1 / 2 R_{B}\right)-\left(1 / R_{T}\right)\right]
$$

For faults arising from (1) and (2),
$V_{\text {REF }}=100 \mathrm{mV}$.
For a fault arising from (3),
$V_{\text {REF }}=2.5 \mathrm{~V}$.
SS_MAXDC(DC) $=V_{\text {REF }}\left[R_{B} /\left(R_{T}+R_{B}\right)\right]$
$V_{S S(\text { MIN })}=$ SS_MAXDC reset threshold $=0.45 \mathrm{~V}$ (if fault removed before $t_{\text {FALL }}$ )

## Example

For an over-current fault ( $0 C>100 \mathrm{mV}$ ), $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$, $\mathrm{R}_{\mathrm{T}}=35.7 \mathrm{k}, \mathrm{R}_{\mathrm{B}}=100 \mathrm{k}, \mathrm{C}_{S S}=0.1 \mu \mathrm{~F}$ and assume $\mathrm{V}_{S S}$ (MIN) $=0.45 \mathrm{~V}$, IDIS $\sim 8 \mathrm{e}^{-4}+(2.5-0.45)[(1 / 2 \cdot 100 \mathrm{k})-(1 / 35.7 \mathrm{k})]$ $=8 \mathrm{e}^{-4}+(2.05)\left(-0.23 \mathrm{e}^{-4}\right)=7.5 \mathrm{e}^{-4}$

$$
\begin{aligned}
& \text { SS_MAXDC(DC) }=1.84 \mathrm{~V} \\
& \text { SS_MAXDC }\left(\mathrm{t}_{\text {FALL }}\right)=\left(1 \mathrm{e}-7 / 7.5 \mathrm{e}^{-4}\right) \cdot(1.84-0.45) \\
& =1.85 \mathrm{e}^{-4} \mathrm{~S}
\end{aligned}
$$

If the OC fault is not removed before 185 us then SS_MAXDC will continue to fall past 0.45 V towards a new $\mathrm{V}_{\text {SS(MIN) }}$. The typical $\mathrm{V}_{0 \mathrm{~L}}$ for SS_MAXDC at $150 \mu \mathrm{~A}$ is 0.2 V .

## SS_MAXDC Charge Timing

When all faults are removed and the SS_MAXDC pin has fallen to its reset threshold of 0.45 V or lower, the SS_MAXDC pin will be released and allowed to charge.
SS_MAXDC will rise until it settles at its programmed DC voltage - setting the maximum switch duty cycle clamp. The calculation of charging time for the SS_MAXDC pin between any two voltage levels can be approximated as an RC charging waveform using the model shown in Figure 11.
The ability to predict SS_MAXDC rise time between any two voltages allows prediction of several key timing periods:
(1) No Switching Period
(time from SS_MAXDC(DC) to $\mathrm{V}_{\text {SS(MIN) }}+$ time from $\mathrm{V}_{\text {SS(MIN) }}$ to $\mathrm{V}_{\text {SS(ACTIVE) }}$ )
(2) Converter Output Rise Time (time from $\mathrm{V}_{\text {SS(ACTIVE) }}$ to $\mathrm{V}_{\text {SS(REG) }}$; $\mathrm{V}_{\text {SS(REG) }}$ is the level of SS_MAXDC where maximum duty cycle clamp equals the natural duty cycle of the switch)
(3) Time For Maximum Duty Cycle Clamp within X\% of Target Value

The time for SS_MAXDC to charge to a given voltage $\mathrm{V}_{\text {SS }}$ is found by re-arranging,

$$
V_{S S}(t)=S S \_M A X D C(D C)\left(1-e^{(-t / R C)}\right)
$$

## APPLICATIONS INFORMATION

to give,
$\mathrm{t}=\mathrm{RC} \cdot(-1) \cdot \ln \left(1-\mathrm{V}_{\text {SS }} / S S \_M A X D C(D C)\right)$
where,
$V_{S S}=$ SS_MAXDC voltage at time $t$
SS_MAXDC(DC) = programmed DC voltage setting
maximum duty cycle clamp =
$V_{\text {REF }}\left(R_{B} /\left(R_{T}+R_{B}\right)\right.$
$R=R_{\text {CHARGE }}$ (Figure 11) $=\mathrm{R}_{T} \bullet \mathrm{R}_{B} /\left(\mathrm{R}_{T}+\mathrm{R}_{\mathrm{B}}\right)$
$\mathrm{C}=\mathrm{C}_{\text {SS }}$ (Figure 11)

## Example (1) No Switching Period

The period of no switching for the converter, when a soft-start event has occurred, depends on how far SS_MAXDC can fall before recharging occurs and how long a fault exists. It will be assumed that a fault triggering soft-start is removed before SS_MAXDC can reach its reset threshold ( 0.45 V ).

## No Switching Period $=t_{\text {DISCHARGE }}+t_{\text {CHARGE }}$

$t_{\text {DISCHARGE }}=$ discharge time from SS_MAXDC(DC) to 0.45 V
$\mathrm{t}_{\text {CHARGE }}=$ charge time from 0.45 V to $\mathrm{V}_{\text {SS(ACTIVE) }}$
$t_{\text {DISCHARGE }}$ was already calculated earlier as $185 \mu \mathrm{~s}$.
${ }^{\text {tCHARGE }}$ is calculated by assuming the following:
$V_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=35.7 \mathrm{k}, \mathrm{R}_{\mathrm{B}}=100 \mathrm{k}, \mathrm{C}_{\mathrm{SS}}=0.1 \mu \mathrm{~F}$ and
$V_{S S(M I N)}=0.45 \mathrm{~V}$.
$\mathrm{t}_{\text {CHARGE }}=\mathrm{t}\left(\mathrm{V}_{\mathrm{SS}}=0.8 \mathrm{~V}\right)-\mathrm{t}\left(\mathrm{V}_{\mathrm{SS}}=0.45 \mathrm{~V}\right)$
Step 1:

$$
\begin{aligned}
& \text { SS_MAXDC }(D C)=2.5[100 \mathrm{k} /(35.7 \mathrm{k}+100 \mathrm{k})]=1.84 \mathrm{~V} \\
& \text { R}_{\text {CHARGE }}=(35.7 \mathrm{k} \cdot 100 \mathrm{k} / 135.7 \mathrm{k})=26.3 \mathrm{k}
\end{aligned}
$$

Step 2:
$t\left(V_{S S}=0.45 \mathrm{~V}\right)$ is calculated from,

$$
\begin{aligned}
& \mathrm{t}=\mathrm{R}_{\text {CHARGE }} \cdot \mathrm{C}_{S S} \cdot(-1) \cdot \ln \left(1-\mathrm{V}_{S S} / S_{S} \text { MAXDC(DC) }\right) \\
& =2.63 \mathrm{e}^{4} \cdot 1 \mathrm{e}^{-7} \cdot(-1) \cdot \ln (1-0.45 / 1.84) \\
& =2.63 \mathrm{e}^{-3} \cdot(-1) \cdot \ln (0.755)=7.3 \mathrm{e}^{-4} \mathrm{~S}
\end{aligned}
$$

Step 3:
$t\left(V_{S S}=0.8 \mathrm{~V}\right)$ is calculated from,

$$
\begin{aligned}
& \mathrm{t}=\mathrm{R}_{\text {CHARGE }} \cdot \mathrm{C}_{S S} \cdot(-1) \cdot \ln \left(1-\mathrm{V}_{\text {SSS }} / S_{S S} M A X D C(D C)\right) \\
& =2.63 \mathrm{e}^{4} \cdot 1 \mathrm{e}^{-7} \cdot(-1) \cdot \ln (1-0.8 / 1.84) \\
& =2.63 \mathrm{e}^{-3} \cdot(-1) \cdot \ln (0.565)=1.5 \mathrm{e}^{-3} \mathrm{~S}
\end{aligned}
$$

From Step 1 and Step 2

$$
\mathrm{t}_{\text {CHARGE }}=(1.5-0.73) \mathrm{e}^{-3} \mathrm{~s}=7.7 \mathrm{e}^{-4} \mathrm{~s}
$$

The total time of no switching for the converter due to a soft-start event

$$
=t_{\text {DISCHARGE }}+\mathrm{t}_{\text {CHARGE }}=1.85 \mathrm{e}^{-4}+7.7 \mathrm{e}^{-4}=9.55 \mathrm{e}^{-4} \mathrm{~s}
$$

## Example (2) Converter Output Rise Time

The rise time for the converter output to reach regulation can be closely approximated as the time between the start of switching (SS_MAXDC $=\mathrm{V}_{\text {SS(ACTIVE) }}$ ) and the time where converter duty cycle is in regulation (DC(REG)) and no longer controlled by SS_MAXDC (SS_MAXDC = $\left.\mathrm{V}_{\mathrm{SS}(\mathrm{REG})}\right)$. Converter output rise time can be expressed as,

$$
\text { Output Rise Time }=\mathrm{t}\left(\mathrm{~V}_{\mathrm{SS}}(\mathrm{REG})\right)-\mathrm{t}\left(\mathrm{~V}_{\text {SS(ACTIVE }}\right)
$$

Step 1: Determine converter duty cycle DC(REG) for output in regulation
The natural duty cycle DC(REG) of the converter depends on several factors. For this example it is assumed that $D C(R E G)=60 \%$ for system input voltage near the undervoltage lockout threshold (UVLO). This gives $S D_{-} V_{S E C}=1.32 \mathrm{~V}$.
Also assume that the maximum duty cycle clamp programmed for this condition is $72 \%$ for SS_MAXDC(DC) $=$ $1.84 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=200 \mathrm{kHz}$ and $\mathrm{R}_{\text {DELAY }}=40 \mathrm{k}$.
Step 2: Calculate $\mathrm{V}_{\mathrm{SS}(\text { REG })}$
To calculate the level of SS_MAXDC $\left(\mathrm{V}_{S S(R E G)}\right)$ that no longer clamps the natural duty cycle of the converter, the equation for maximum duty cycle clamp must be used (see previous section 'Programming Maximum Duty Cycle Clamp').
The point where the maximum duty cycle clamp meets DC(REG) during soft-start is given by,
DC(REG) = Max Duty Cycle clamp

## APPLICATIONS INFORMATION

$0.6=k \cdot 0.522\left(S S \_M A X D C(D C) / S D_{-} V_{S E C}\right)-$
$\left(t_{\text {DELAY }} \bullet f_{O S C}\right)$
For $S D_{-} V_{S E C}=1.32 V, f_{O S C}=200 k H z$ and $R_{\text {DELAY }}=40 \mathrm{k}$
This gives $\mathrm{k}=1$ and $\mathrm{t}_{\text {DELAY }}=40 \mathrm{~ns}$.
Re-arranging the above equation to solve for SS_MAXDC $=\mathrm{V}_{\text {SS(REG) }}$
$=\left[0.6+\left(t_{\text {DELAY }} \bullet f_{O S C}\right)\left(S D \_V_{S E C}\right)\right] /(\mathrm{k} \bullet 0.522)$
$=[0.6+(40 \mathrm{~ns} \cdot 200 \mathrm{kHz})(1.32 \mathrm{~V})] /(1 \cdot 0.522)$
$=(0.608)(1.32) / 0.522=1.537 \mathrm{~V}$
Step 3: Calculate $t\left(V_{S S(R E G)}\right)-t\left(V_{S S(A C T I V E)}\right)$
Recall the time for SS_MAXDC to charge to a given voltage $V_{S S}$ is given by,

$$
t=\mathrm{R}_{\text {CHARGE }} \cdot \mathrm{C}_{S S} \bullet(-1) \cdot \ln \left(1-\mathrm{V}_{S S} / S S \_M A X D C(D C)\right)
$$

(Figure 11 gives the model for SS_MAXDC charging)

$$
\begin{aligned}
& \text { For } R_{T}=35.7 \mathrm{k}, \mathrm{R}_{\mathrm{B}}=100 \mathrm{k}, \mathrm{R}_{\text {CHARGE }}=26.3 \mathrm{k} \\
& \text { For } \mathrm{C}_{S S}=0.1 \mu \mathrm{~F}, \text { this gives } \mathrm{t}\left(\mathrm{~V}_{\text {SS }}(\text { ACTIVE })\right. \\
& =\mathrm{t}\left(\mathrm{~V}_{S S}(0.8 \mathrm{~V})\right)=2.63 \mathrm{e}^{4} \bullet 1 \mathrm{e}^{-7} \bullet(-1) \cdot \ln (1-0.8 / 1.84) \\
& =2.63 \mathrm{e}^{-3} \bullet(-1) \cdot \ln (0.565)=1.5 \mathrm{e}^{-3} \mathrm{~S} \\
& \mathrm{t}\left(\mathrm{~V}_{S S(R E G)}\right)=\mathrm{t}\left(\mathrm{~V}_{S S}(1.537 \mathrm{~V})\right)=26.3 \mathrm{k} \bullet 0.1 \mu \mathrm{~F} \bullet-1 \bullet \\
& \ln (1-1.66 / 1.84)=2.63 \mathrm{e}^{-3} \bullet(-1) \cdot \ln (0.146) \\
& =5 \mathrm{e}^{-3} \mathrm{~S}
\end{aligned}
$$

The rise time for the converter output

$$
\begin{aligned}
& =\mathrm{t}\left(\mathrm{~V}_{\mathrm{SS}(\mathrm{REG})}\right)-\mathrm{t}\left(\mathrm{~V}_{\mathrm{SS}(\mathrm{ACTIVE})}\right)=(5-1.5) \mathrm{e}^{-3} \mathrm{~S} \\
& =3.5 \mathrm{e}^{-3} \mathrm{~S}
\end{aligned}
$$

Example (3) Time For Maximum Duty Cycle Clamp to Reach Within X\% of Target Value
A maximum duty cycle clamp of $72 \%$ was calculated previously in the section 'Programming Maximum Duty Cycle Clamp'. The programmed value used for SS_MAXDC(DC) was 1.84V.
The time for SS_MAXDC to charge from its minimum value $\mathrm{V}_{\mathrm{SS}(\mathrm{MIN})}$ to within $\mathrm{X} \%$ of $\mathrm{SS}_{\text {_ }} \operatorname{MAXDC}(\mathrm{DC})$ is given by,

$$
\begin{aligned}
& \mathrm{t}(\text { SS_MAXDC charge time within } \mathrm{X} \% \text { of target }) \\
& =\mathrm{t}\left[(1-(\mathrm{X} / 100) \cdot \text { SS_MAXDC(DC) }]-\mathrm{t}\left(\mathrm{~V}_{\text {SS(MIN })}\right)\right. \\
& \text { For } \mathrm{X}=2 \text { and } \mathrm{V}_{\text {SS(MIN })}=0.45 \mathrm{~V}, \mathrm{t}(0.98 \bullet 1.84)- \\
& \mathrm{t}(0.45)=\mathrm{t}(1.803)-\mathrm{t}(0.45)
\end{aligned}
$$

From previous calculations, $\mathrm{t}(0.45)=7.3 \mathrm{e}-4 \mathrm{~s}$.
Using previous values for $\mathrm{R}_{\mathrm{T}}, \mathrm{R}_{\mathrm{B}}$, and $\mathrm{C}_{S S}$,

$$
\begin{aligned}
& \mathrm{t}(1.803)=2.63 \mathrm{e}^{-4} \cdot 1 \mathrm{e}^{-7} \cdot(-1) \cdot \ln (1-1.803 / 1.84) \\
& =2.63 \mathrm{e}^{-3} \cdot(-1) \cdot \ln (0.02)=1.03 \mathrm{e}^{-2} \mathrm{~s}
\end{aligned}
$$

Hence the time for SS_MAXDC to charge from its minimum reset threshold of 0.45 V to within $2 \%$ of its target value is given by,

$$
\begin{aligned}
& t(1.803)-t(0.45)= \\
& 1.03 e^{-2}-7.3 e^{-4}=9.57 e^{-3}
\end{aligned}
$$

## Forward Converter Applications

The following section covers applications where the LT1952 is used in conjunction with other LTC parts to provide highly efficient power converters using the single switch forward converter topology.

## 95\% Efficient, 5V, Synchronous Forward Converter

The circuit in Figure 14 is based on the LT1952 to provide the simplest forward power converter circuit - using only one primary MOSFET. The SOUT pin of the LT1952 provides a synchronous control signal for the LTC1698 located on the secondary. The LTC1698 drives secondary side synchronous rectifier MOSFETs to achieve high efficiency. The LTC1698 also serves as an error amplifier and optocoupler driver.
Efficiency and transient response are shown in Figures 12 and 13. Peak efficiencies of $95 \%$ and ultra-fast transient response are superior to presently available power modules. Integrated soft-start, over-current detection and short circuit hiccup mode provide Iow stress, reliable protection. In addition, the circuit in Figure 14 is an allceramic capacitor solution providing low output ripple voltage and improved reliability. The LT1952-based converter can be used to replace power module converters at a much lower cost. The LT1952 solution benefits from thermal conduction of the system board resulting in higher efficiencies and lower rise in component temperatures. The 7 mm height allows dense packaging and the circuit can easily be adjusted to provide an output voltage from 1.23 V to 26 V . Higher currents are achievable by simple scaling of power components. The LT1952-based solution in Figure 14 is a powerful topology for replacement of a wide range of power modules.

## APPLICATIONS INFORMATION



Figure 12. LT1952-Based Synchronous Forward Converter Efficiency vs Load Current (For Circuit in Figure 14)


Figure 13. Output Voltage Transient Response ( 6 A to 12 A Load Step at $6 \mathrm{~A} / \mathrm{us}$ )


Figure 14. 36V to 72V Input to 5V at 20A Synchronous Forward Converter

## APPLICATIONS INFORMATION

48 V to Isolated 12V, 20A (No Opto-Coupler) 'Bus Converter'
The wide programmable range and accuracy of the LT1952 Volt-Second clamp makes the LT1952 an ideal choice for 'Bus Converter' applications where the Volt-Second clamp provides line regulation for the converter output. The 48V to 12V 20A 'Bus Converter' application in Figure16 shows a semi-regulated isolated output without the need for an optocoupler, optocoupler driver, reference or feedback network. Some 'Bus Converter’ solutions run with a fixed $50 \%$ duty cycle resulting in an output variation of 2-to-1 for applications with a 72 V to 36 V input range. The LT1952 uses an accurate wide programmable range Volt-Second clamp to initially program and then control power supply output voltage to typically $\pm 10 \%$ for the same 36 V to 72 V input range. Efficiency for the LT1952-based bus converter in Figure 16 achieves a high $94 \%$ at 20A (Figure 15).

The solution is only slightly larger than $1 / 4$ "brick" size and uses only ceramic capacitors for high reliability.


Figure 15. LT1952-Based Synchronous ‘Bus Converter’ Efficiency vs Load Current (For Circuit in Figure 16)


Figure 16. 36V to 72V Input to 12V at 20A No 'Optocoupler’ Synchronous 'Bus Converter'

## APPLICATIONS INFORMATION

36V to 72V Input, 3.3V 40A Converter
An LT1952-based synchronous forward converter provides the ideal solution for power supplies requiring high efficiency at low output voltages and high load currents. The 3.3V 40A solution in Figure 18 achieves peak efficiencies of $92.5 \%$ (Figure 17) by minimizing power loss due to rectification at the output. Synchronous rectifier control output SOUT, with programmable delay, optimizes timing control for a secondary side synchronous MOSFET controller (LTC3900) which results in high efficiency synchronous rectification. The LT1952 uses a precision current limit threshold at the OC pin combined with a soft-start hiccup mode to provide low stress output short circuit protection. The maximum output current will vary only $10 \%$ over the full $\mathrm{V}_{\text {IN }}$ range. During short circuit the average power dissipation of the circuit will be lower than $15 \%$ of maximum rated power thanks to a soft-start
controlled hiccup mode. This allows a significant reduction in power component sizing using the LT1952-based converter.


Figure 17. LT1952-Based Synchronous Forward Converter Efficiency vs Load Current (For Circuit in Figure 18)


Figure 18. 36V to 72V, 3.3V at 40A Synchronous Forward Converter

## APPLICATIONS INFORMATION

## Bus Converter: Optimum Output Voltage Tolerance

The Bus Converter applications shown on page 1 and in Figure 16, provide semi-regulated isolated outputs without the need for an optocoupler, optocoupler driver, reference or feedback network. The LT1952 Volt-Second clamp adjusts switch duty cycle inversely proportional to input voltage to provide an output voltage that is regulated against input line variations. Some bus converters use a switch duty cycle limit which causes output voltage variation of typically $\pm 33 \%$ over a 2:1 input voltage range. The LT1952 typically provides a $\pm 10 \%$ output variation for the same inputvariation. Typical outputtolerance is further improved for the LT1952 by inserting a resistor from the system input voltage to the SS_MAXDC pin (Rx in Figure 19).
The LT1952 electrical specifications for the OUT Max Duty Cycle Clamp show typical switch duty cycle to move from $72 \%$ to $33 \%$ for a $2 x$ change of input voltage (SS_MAXDC pin = 1.84V). Since output voltage regulation follows $\mathrm{V}_{\mathrm{IN}} \bullet$ Duty Cycle, a switch duty cycle change of $72 \%$ to $36 \%$ (for a $2 x$ input voltage change) provides minimal output voltage variation for the LT1952 bus converter. To achieve this, an SS_MAXDC pin voltage increase of $1.09 x(36 / 33)$ would be required at high input line. A resistor Rx inserted between the SS_MAXDC pin and system input voltage (Figure 19) increases SS_MAXDC voltage as input voltage increases, minimizing output voltage variation over a $2: 1$ input voltage change.
The following steps determine values for $R x, R_{T}$ and $R_{B}$
(1) Program switch duty cycle at minimum system input voltage $\left(V_{S(\text { MIN })}\right)$
(a) $R_{T(1)}=10 \mathrm{~K}$ (minimum allowed to still guarantee softstart pull-down)


Figure 19. Optimal Programming of Maximum Duty Cycle Clamp for Bus Converter Applications (Adding Rx)
(b) Select switch duty cycle for the Bus Converter for a given output voltage at $\mathrm{V}_{\mathrm{S}(\mathrm{MIN})}$ and calculate SS_MAXDC voltage (SS1) (See Applications Information "Programming Maximum Duty Cycle Clamp")
(c) Calculate $\mathrm{R}_{\mathrm{B}(1)}=[\mathrm{SS} 1 /(2.5-\mathrm{SS} 1)] \cdot \mathrm{R}_{\mathrm{T}(1)}$
(2) Calculate Rx
$R x=\left(\left[V_{S(M A X)}-V_{S(M I N)}\right] /[S S 1 \bullet(X-1)]\right) \cdot R_{\text {THEV }}(1)$
$R_{\text {THEV (1) }}=R_{B(1)} \bullet R_{T(1)} /\left(R_{B(1)}+R_{T(1)}\right), X=$ ideal duty cycle $\left(\mathrm{V}_{\mathrm{S}(\text { MAX })}\right)$ /actual duty cycle $\left(\mathrm{V}_{\mathrm{S}(\text { MAX })}\right)$
(3) The addition of Rx causes an increase in the original programmed SS_MAXDC voltage SS1. A new value for $R_{B(1)}$ should be calculated to provide a lower SS_MAXDC voltage (SS2) to correct for this offset.
(a) $\mathrm{SS} 2=\mathrm{SS} 1-\left[\left(\mathrm{V}_{\mathrm{S}(\mathrm{MIN})}-\mathrm{SS} 1\right) \cdot \mathrm{R}_{\text {THEV }(1)} / \mathrm{Rx}\right]$
(b) $R_{B(2)}=[S S 2 /(2.5-S S 2)] \cdot R_{T(1)}$
(4) The thevinin resistance $R_{\text {THEV (1) }}$ used to calculate $R x$ should be re-established for $R_{T}$ and $R_{B}$.
(a) $R_{B}$ (final value) $=R_{B(2)} \bullet\left(R_{\text {THEV }}(1) / R_{\text {THEV (2) }}\right)$
(b) $R_{T}($ final value $)=R_{T(1)} \bullet\left(R_{T H E V}(1) / R_{T H E V}(2)\right)$ where $R_{T H E V(2)}=R_{B(2)} \bullet R_{T(1)} /\left(R_{B(2)}+R_{T(1)}\right)$
Example:
For a Bus Converter running from 36V to 72 V input, $\mathrm{V}_{\mathrm{S}(\mathrm{MIN})}=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}(\mathrm{MAX})}=72 \mathrm{~V}$.
choose $\mathrm{R}_{\mathrm{T}(1)}=10 \mathrm{k}, \mathrm{SS}$ _MAXDC $=$ SS1 $=1.84 \mathrm{~V}$ (for $72 \%$ duty cycle at $\mathrm{V}_{\mathrm{S}(\mathrm{MIN})}=36 \mathrm{~V}$ )

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{B}(1)}=[1.84 \mathrm{~V} /(2.5 \mathrm{~V}-1.84 \mathrm{~V})] \bullet 10 \mathrm{k}=28 \mathrm{k} \\
& \mathrm{R}_{\text {THEV }(1)}=[28 \mathrm{k} \cdot 10 \mathrm{k} /(28 \mathrm{k}+10 \mathrm{k})]=7.4 \mathrm{k} \\
& \mathrm{SS}_{-} \mathrm{MAXDC} \text { correction }=36 \% / 33 \%=1.09 \\
& \mathrm{RX}_{\mathrm{X}}=[(72 \mathrm{~V}-36 \mathrm{~V}) /(1.84 \bullet 0.09)] \cdot 7.4 \mathrm{k}=1.6 \mathrm{M} \\
& \mathrm{SS} 2=1.84-[(36 \mathrm{~V}-1.84) \cdot 7.4 \mathrm{k} / 1.6 \mathrm{M}]=1.682 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{B}(2)}=[1.682 /(2.5-1.682)] \cdot 10 \mathrm{k}=20.6 \mathrm{k} \\
& \mathrm{R}_{\text {THEV }(2)}=[20.6 \mathrm{k} \cdot 10 \mathrm{k} /(20.6 \mathrm{k}+10 \mathrm{k})]=6.7 \mathrm{k} \\
& \mathrm{R}_{\text {THEV }(1)} / \mathrm{R}_{\text {THEV }(2)}=7.4 \mathrm{k} / 6.7 \mathrm{k}=1.104 \\
& \left.\mathrm{R}_{\mathrm{B}} \text { (final value }\right)=20.6 \mathrm{k} \cdot 1.104=22.7 \mathrm{k}(\text { choose } 22.6 \mathrm{k}) \\
& \mathrm{R}_{\mathrm{T}}(\text { final value })=10 \mathrm{k} \cdot 1.104=11 \mathrm{k}
\end{aligned}
$$

## PACKAGE DESCRIPTION

GN Package
16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


RECOMMENDED SOLDER PAD LAYOUT


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS) }}$
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010 " ( 0.254 mm ) PER SIDE

## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT1681/LT3781 | Synchronous Forward Controllers | High Efficiency 2-Switch Forward Control |
| LT1698 | Secondary Synchronous Rectifier Controller | Use for Isolated Power Supplies, Contains Voltage Margining, Optocoupler <br> Driver, Synchronization Circuit with the Primary Side, Error Amplifier |
| LT1725 | General Purpose Isolated Flyback Controller | Drives External Power MOSFET, Senses Output Voltage Directly from <br> Primary Side Switching - No Optoisolator Required, 16-pin SSOP |
| LT1950 | Single Switch Forward Controller | 3V $\leq$ VIN $\leq 25 \mathrm{~V}, 25 W$ <br> Slo 500W, Adaptive Max Duty Cycle Clamp, Programmable |
| LTC3722-1/LTC3722-2 | Dual Mode Phase Modulated Full-Bridge Controllers | ZVS Full-Bridge Controllers |
| LTC3723-1/LTC3723-2 | Synchronous Push-Pull PWM Controllers | High Efficiency Push-Pull PWM |
| LTC3803 | SOT-23 Flyback Controller | Adjustable Slope Compensation, Internal Soft-Start, 200kHz |
| LTC3806 | Synchronous Flyback Controller | Excellent Cross Regulation, High Efficiency, Multiple Outputs |
| LTC3900 | Synchronous Rectifier Driver for <br> Forward Converters | Use for Isolated Power Supplies, 4.5V $\leq$ VIN $\leq 11 V, ~ N-c h a n n e l ~$ <br> Synchronous MOSFET Driver, Programmable Timeout, Reverse Inductor <br> Current Sense, 16-pin SSOP |

