## DUAL 13X16 MATRIX HEAD INK JET DRIVER

- DRIVES TWO 13X16 MATRIX HEADS
- HEAD TEMPERATURE SENSING
- POWER UP SYSTEM
- ELECTRICAL NOZZLE CHECK
- 8 BIT A/D
- 5 BIT D/A
- $\pm 4 \mathrm{KV}$ ESD PROTECTED OUTPUTS


## DESCRIPTION

L6452 is a device designed to drive two $13 \times 16$ matrix ink jet printheads in printer applications.
The output stage is able to source simultaneously 400 mA on each of the 16 power lines (columns) with a duty cycle of $33 \%$ in normal printing and $66 \%$ in head pre-heating. On the address lines (rows), the load is only capacitive (MOS FET driving capability). The driver can control two printheads, but only one is active at a time. The address scanning counter is included and can be disabled to allow a different scanning scheme.


In order to avoid output activation during the supply transient, an internal power-up system is implemented.
As supporting function, L6452 is capable of sensing the head silicon temperature and to electrically check each nozzle.
The device is also integrating a thermal protection.

Figure 1. Block Diagram


PIN CONNECTION (Top view)


## PIN FUNCTIONS

| Pin \# | Name |  |
| :---: | :---: | :--- |
| 1 | CRlatch | A rising edge latches the information present into the control register |
| $2,5,6,8,9$, <br> $11,12,14$, <br> $16,18,19$, <br> $21,22,24$, <br> 25,28 | Output $15 \ldots 0$ | High side DMOS outputs. To be active, Short Pulse and/or Long Pulse and Nozzle <br> Check Enable must have a low level |
| $3,7,10,13$, <br> $17,20,23$, <br> 26 | Vc |  |
| $4,15,27$, <br> $51,79,92$ | GND | Outputs Power Supply |
| 29 | Latch Clear | A high level resets all bit in the latch |

PIN FUNCTIONS (continued)

| Pin \# | Name | Function |
| :---: | :---: | :---: |
| 30 | NCEn | A high level enables the internal current sources and disables all DMOS outputs. To be active, the internal current sources must have their corrsponding bit set in the 16 bit latch and Long Pulse must be set to low level. A low level enables the internal HSA/B short circuit detection |
| 31 | Latch Data | A rising edge latches the 16 bit stored in the shift register in the 16 bit latch |
| 32 | SDI | Serial data input of the shift register |
| 33 | SDC | The data bit presented to the Serial Data Input pin is stored into the register on the rising edge of this pin |
| 34 | Long Pulse | A low level activates all outputs having their coresponding bit in the 16 bit latch set (this pin has an internal pull-up resistor) |
| 35 | Short Pulse | A low level activates all outputs having their coresponding bit in the 16 bit latch reset (this pin has an internal pull-up resistor) |
| 36 | Reset | A low level disables all functions and clears all registers |
| 37 | ConvStart | A high level enables the A/D to start the new conversion |
| 38 | ADCK | A/D clock signal; the ADDATA signal are valid on the falling edge of this pin |
| 39 | NCOut | If Nozzle Check Enable is high this output provides a high level when the open load is detected on the output. If Nozzle Check Enable is low this output provides a high level when a short circuit is detected on HSA/B output |
| 40 | CHO_buf | Analog output signal (CH0 buffered) |
| 41 | ADDATA | A/D serial data output |
| 42 | AnalogGND | Analog ground connection |
| 43 | ADCGND | Ground of internal ADC |
| 44, 90 | Va | Power supply |
| 45 | Vref | Reference voltage generator |
| 46 to 50 | CH5..CH1 | A/D input signals |
| 52 to 64 | HSB1..HSB13 | Head selector address output channel B |
| 65 | Vr | Head Select Power Supply |
| 66 to 78 | HSA13..HSA1 | Head selector address output channel A |
| 80 | EnIC | A high level enables the counter and the internal decoder will activate of the HSx outputs according to the counter's outputs. Signal S0 becomes Clock Counter and S1 becomes Reset Counter |
| 81 | ChSel | A low level enables channel A and a high level enables channel B |
| 82 | S3 | Decoder input signals when Enable Counter is low |
| 83 | UpC/ S2 | A high level enables the internal counter to up counting. A low level enables down counting |
| 84 | ResC/S1 | A low level resets the internal counter |
| 85 | EnCh | A low level enables the selected channel (this input has an internal pull up resistor) |
| 86 | ClkC/SO | A high level clocks the internal counter |
| 87 | Step up GND | Ground of step up block |
| 88 | Step up boost | Boost voltage |
| 89 | Vstep up | Driving voltage of power DMOS stage |
| 91 | VDD | 5 V logic supply |
| 93 | Rext | An external resistor connected versus ground fixes the internal current source value |
| 94, 95 | RxB, RxA | Current source outputs |
| 96, 97 | VxA, VxB | RxA, RxB voltage after an optional external filter |
| 98 | _ONenable | A low level enables the current source generator according the _A/B and ON/_OFF control register bit |
| 99 | CRclock | Data on pin CRdata are stored into the register on the rising edge of this pin |
| 100 | CRdata | Control register serial data input |

Figure 2. Block Diagram: Nozzle activation part.


Figure 3. Block Diagram: Power Line Output Stage.


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{c}}$ | Power line supply voltage | 14 | V |
| $\mathrm{~V}_{\mathrm{r}}$ | Address line supply voltage | 14 | V |
| $\mathrm{~V}_{\mathrm{a}}$ | Analog supply voltage | 14 | V |
| $\mathrm{~V}_{\mathrm{dd}}$ | Logic supply voltage | 6 | V |
| $\mathrm{~V}_{\text {step up }}$ | Driving voltage of power DMOS stage | -28 | V |
| $\mathrm{~V}_{\text {in }}$ | Logic input voltage range | -0.3 to $\mathrm{V}_{\text {dd }}+0.3$ | V |
| $\mathrm{I}_{\text {out }}$ | Output continuous current | 0.5 | A |
| $\mathrm{~T}_{\mathrm{i}}$ | Junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating temperature range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage temperature range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{c}}$ | Power Line Supply voltage | * | 10.5** | 11.5 | 12.5 | V |
| $\mathrm{V}_{\mathrm{r}}$ | Address line supply voltage | * | 10.5 | 11.5 | 12.5 | V |
| $\mathrm{V}_{\mathrm{a}}$ | Analog supply voltage | * | 10.5 | 11.5 | 12.5 | V |
| $\mathrm{V}_{\text {dd }}$ | Logic supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{Ics}^{\text {c }}$ | $\mathrm{V}_{6}$ sleep supply current | ONenable = 1 |  |  | 1 | mA |
| Irs | $\mathrm{V}_{\mathrm{r}}$ sleep supply current | Reset $=0$ |  |  | 0.3 | mA |
| las | $\mathrm{V}_{\mathrm{a}}$ sleep supply current |  |  |  | 3 | mA |
| $\mathrm{I}_{\mathrm{c}}$ | Vc supply current |  |  |  | 1.5 | mA |
| $\mathrm{I}_{\mathrm{r}}$ | Vr supply current |  |  |  | 0.6 | mA |
| $\mathrm{I}_{1}$ | Va supply current | $\mathrm{I}_{\text {Rext }}=3 \mathrm{~mA}$ |  |  | 13 | mA |
| $\mathrm{I}_{\text {dd }}$ | $\mathrm{V}_{\text {dd }}$ supply current | sleep or normal condition |  |  | 5 | mA |
| $\mathrm{V}_{\text {ref }}$ | Reference Voltage | $\mathrm{T}_{\text {amb }}=5$ to $55^{\circ} \mathrm{C}$ | 4.85 | 5 | 5.15 | V |
| $\mathrm{I}_{\text {refext }}$ | Reference current (external) |  |  |  | 7 | mA |
| $\mathrm{I}_{\text {css }}$ | Programmed constant current | $\mathrm{I}_{\text {ccs }}=\frac{\mathrm{V}_{\text {ref }}}{2 \mathrm{R}_{\text {ext }}} \cdot 4$ |  | 12 | 13.5 | mA |
| $\Delta \mathrm{l}_{\text {css }} / \mathrm{l}_{\text {css }}$ | Constant current regulation | $\mathrm{V}_{\mathrm{a}}=11 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{amb}}=5$ to $55^{\circ} \mathrm{C}$ |  | 0.33 |  | \% |
| $V$ ampout | Output voltage of integrated amplifier |  | $\mathrm{e}^{* * *}$ |  | Va-1 | V |
| $\mathrm{V}_{\mathrm{cm}}$ | Operating input voltage at pins Vxa and Vxb | $\mathrm{V}_{\text {ref }}=5 \mathrm{~V}$ g1=1.2 $\mathrm{g} 2=3$ |  |  | 7 | V |
| g1 | Amp. A1 Voltage gain |  | 1.188 | 1.2 | 1.212 |  |
| g2 | Amp.A2 Voltage gain |  | 2.95 | 3.02 | 3.10 |  |
| $\mathrm{V}_{\text {step-up }}$ | Driving Voltage of power DMOS |  |  | Vc +11 |  | V |

* the three supply voltage are independent inside the specified value
${ }^{* *}$ the Min value for Vc Power line could be decreased up to 9 V (under evaluation);
${ }^{* *} \mathrm{e}=2 \cdot V_{\text {step }}$
A/D CONVERTER

| $\mathrm{V}_{\text {A/ } \text { in }}$ | A/D input voltage | Selected Channel: <br> CH 1 toCH5 <br> Selected $\mathrm{Ch}=\mathrm{CH} 0$ | $\begin{gathered} 0 \\ \mathrm{e}^{0 * *} \\ \hline \end{gathered}$ |  | Vref Vref | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 exch | A/D input current | Input CH1 to CH5 Channel selected or not |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| OFFSET VOLTAGE GENERATION / DAC |  |  |  |  |  |  |
| $\mathrm{V}_{\text {offset }}$ | Offset Voltage | $\mathrm{V}_{\text {ref }}=5 \mathrm{~V}$ | $2.5+\mathrm{e}^{* * *}$ |  | 7.34 | V |
| $\mathrm{V}_{\text {step }}$ | Voltage increment (1LSB) | $\mathrm{V}_{\text {ret }}=5 \mathrm{~V}$ |  | 156 |  | mV |
| $\mathrm{K}_{\text {dac }}$ | Voffset/Vref | Any step $\mathrm{N}>=4$ |  |  | $\pm 3$ | \% |

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\right.$ )

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A/D CONVERTER TIMINGS |  |  |  |  |  |  |
| T cscks | Conv. start set up time |  | 200 |  |  | ns |
| T csckh | Conv. Start hold time |  | 200 |  |  | ns |
| $\mathrm{T}_{\text {ckout }}$ | Falling edge of clock to data out valid delay | $\mathrm{Cload}_{\text {lod }} \leq 20 \mathrm{pF}$ |  |  | 200 | ns |
| $\mathrm{T}_{\text {csz }}$ | ConvStart falling edge to output in Hi-Z delay |  |  |  | 200 | ns |
| $\mathrm{F}_{\text {adck }}$ | Clock frequency |  |  |  | 250 | KHz |
| T cslow | Conv. Start low level time |  | 5.6 |  |  | us |
| $\mathrm{T}_{\text {cath }}$ | Theoretical acquisition time | $\mathrm{f}_{\text {adck }}=250 \mathrm{kHz}$ | 32.4 |  |  | us |
| $\mathrm{T}_{\text {acapr }}$ | Real acquisition time | $\mathrm{f}_{\text {adck }}=250 \mathrm{kHz}$ | 36 |  |  | us |
| DIGITAL INTERFACE INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {inp }}$ | Schmitt Trigger positive-going Threshold |  |  |  | $2 / 3 \mathrm{~V}_{\text {dd }}$ | V |
| $\mathrm{V}_{\text {inm }}$ | Schmitt Trigger negative-going Threshold |  | $1 / 3 \mathrm{~V}_{\text {dd }}$ |  |  | V |
| $\mathrm{V}_{\text {hys }}$ | Scmitt Trigger Hysteresis |  | 0.1 | 0.3 | 1 | V |
| 1 in | Input Current (Vin=0; Vdd=5)* |  | 50 | 150 | 300 | $\mu \mathrm{A}$ |


| CR LATCH TIMINGS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {Is }}$ | Latch set up time |  | 100 |  |  | ns |
| $\mathrm{T}_{\text {lhigh }}$ | Latch high time |  | 100 |  |  | ns |
| T Iconv | Latch data valid to A/D input valid delay | Selected channel: $\begin{aligned} & \mathrm{CH} 1 . . \mathrm{CH} 5 \\ & \mathrm{CH} 0 \end{aligned}$ | $\begin{aligned} & 4 \\ & 7 \\ & \hline \end{aligned}$ |  |  | $\mu \mathrm{s}$ |

NB: The control register (driving signals CRdata, CRclock) is accessed with the same timing specifications as the data 16 bit shift register (signals Serial data, Serial clock)

## SHIFT REGISTER AND LATCH TIMING

| $\mathrm{T}_{\mathrm{a}}$ | Set up time |  | 50 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{b}}$ | Hold time |  | 50 |  |  | ns |
| $\mathrm{T}_{\mathrm{c}}$ | Serial clock low time |  | 50 |  |  | ns |
| $\mathrm{T}_{\mathrm{d}}$ | Serial clock high time |  | 50 |  |  | ns |
| T | Serial clock period |  | 150 |  |  | ns |
| $\mathrm{T}_{\mathrm{f}}$ | Latch set up time |  | 100 |  |  | ns |
| $\mathrm{T}_{1}$ | Latch data high time |  | 100 |  |  | ns |
| $\mathrm{T}_{\text {set }}$ | Long Pulse set_up time with respect to NCEn |  | 160 |  |  | ns |
| $\mathrm{T}_{\text {hold }}$ | Long Pulse hold time with respect to NCEn |  | 0 |  |  | ns |
| OUTPUTS ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |
| Iout | Output Current (outputs 0..15) | DC=33\%; <br> preheating DC=66\% |  | 400 |  | mA |
| $\mathrm{R}_{\text {ds }}(\mathrm{ON})$ | On Resistance | $\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}$ |  |  | 1.3 | $\Omega$ |
| Ton | Turn on Time (Tdelay + Trise) | From 50\% Long Pulse to 90\% power output rising edge Load $=30$ Ohm in parallel with 1.5 nF |  |  | 160 | ns |
| $\mathrm{T}_{\text {off }}$ | Toff delay time | From 50\% Long Pulse to $90 \%$ power output falling edge Load $=30$ Ohm in parallel with 1.5 nF |  |  | 100 | ns |

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEAD ADDRESS SELECTOR OUTPUT |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{h}}$ | Up Counting, Reset Counter, Select Channel, Clock Counter and Enable Internal Counter set-up time with respect to Enable channel |  | 150 |  |  | ns |
| $\mathrm{T}_{\mathrm{k}}$ | Up Counting, Reset Counter, Select Channel, Clock Counter and Enable Internal Counter hold time with respect to Enable channel |  | 50 |  |  | ns |
| $\mathrm{T}_{\mathrm{j}}$ | Up Counting with respect to Clock Counter hold time |  | 200 |  |  | ns |
| $\mathrm{T}_{\mathrm{i}}$ | Up counting with respect to Clock Counter set up time |  | 100 |  |  | ns |
| $\mathrm{T}_{\mathrm{m}}$ | Enable input to active output delay time |  |  |  | 100 | ns |
| $\mathrm{T}_{\mathrm{n}}$ | Clock to active output delay time |  |  |  | 150 | ns |
| T。 | Disable input to inactive output delay time |  |  |  | 100 | ns |
| $\mathrm{f}_{\text {clik-counter }}$ | Counter Clock Frequency |  |  |  | 1 | MHz |
| $\mathrm{ClK}_{\text {dc }}$ | Clock duty cycle |  | 10 |  | 90 | \% |
| Ton/off | Turn on/off time | From 50\% Clock counter or selector signal to $90 \%$ of the address output variation Load: see fig. 10 |  |  | 325 | ns |

## COUNTER TRUTH TABLE

Enable internal counter = 1
Up Counting = 1
Reset Counter = 1

| Clock Counter | C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| - | 0 | 0 | 0 | 1 |
| - | 0 | 0 | 1 | 1 |
| - | 0 | 0 | 1 | 0 |
| - | 0 | 1 | 1 | 0 |
| - | 0 | 1 | 1 | 1 |
| - | 0 | 1 | 0 | 1 |
| $\square$ | 0 | 1 | 0 | 0 |
| - | 1 | 1 | 0 | 0 |
| - | 1 | 1 | 0 | 1 |
| - | 1 | 1 | 1 | 1 |
| - | 1 | 1 | 1 | 0 |
| - | 1 | 0 | 1 | 0 |
| - | 1 | 0 | 0 | 0 |
| - | 0 | 0 | 0 | 0 |

COUNTER TRUTH TABLE (continued)
Enable internal counter = 1
Up Counting = 0
Reset Counter = 1

| Clock Counter | C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| - | 1 | 0 | 0 | 0 |
| - | 1 | 0 | 1 | 0 |
| $\underline{ }$ | 1 | 1 | 1 | 0 |
| - | 1 | 1 | 1 | 1 |
| - | 1 | 1 | 0 | 1 |
| - | 1 | 1 | 0 | 0 |
| - | 0 | 1 | 0 | 0 |
| $\checkmark$ | 0 | 1 | 0 | 1 |
| - | 0 | 1 | 1 | 1 |
| - | 0 | 1 | 1 | 0 |
| - | 0 | 0 | 1 | 0 |
| $\checkmark$ | 0 | 0 | 1 | 1 |
| - | 0 | 0 | 0 | 1 |
| - | 0 | 0 | 0 | 0 |

## DECODER TRUTH TABLE

| OUTPUTS (HS) <br> ACTIVE | C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: | :---: |
| All inactive | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 1 | 0 |
| 4 | 0 | 1 | 1 | 0 |
| 5 | 0 | 1 | 1 | 1 |
| 6 | 0 | 1 | 0 | 1 |
| 7 | 0 | 1 | 0 | 0 |
| 8 | 1 | 1 | 0 | 0 |
| 9 | 1 | 1 | 1 | 1 |
| 10 | 1 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 0 |
| 12 | 1 | 0 | 0 | 0 |
| All inactive | 1 | 0 | 1 | 0 |
| All inactive |  | 1 | 0 | 1 |

This table is valid for both Channel A and Channel B and when Enable Channel is set to low level.

## PRINT HEAD TEMPERATURE CONTROL PART

 IntroductionFor quality printing, it is necessary to know and control the temperature of the printhead. Thus, the latter has a built - in aluminium resistor, whose value changes slightly with the temperature. The temperature determination is done by injecting a constant current in the resistor, and measuring the voltage drop across it. Since high end printers have two heads, it must also be possible to switch quikly the measurement process from one to the other. The function is foreseen to be integrated into the head driver, and is described hereafter.

## Print Head Block Diagram (fig. 4)

At first we have a constant current source, which can be disabled by an external pin (ONenable) or by a control register, described later. The value of the current can be programmed by an external resistor, and is given by:

$$
I_{\text {ccs }}=\frac{V_{\text {ref }} \cdot 4}{2 \cdot R_{\text {ext }}}
$$

This current is injected either into the aluminium resistor of the head A (Ralu. A) or B (Ralu. B), depending of the switch SW3. The alu. resistors are grounded, and the voltage at their $\ll$ hot >> side
$(V x)$ is re-entered via the pins $V x a$ and $V x b$. Using separate pins from Rxa and Rxb permits to be more flexible, and a filter can eventually be added as shown in the drawing.
The voltage Vx is amplified by A 1 and A 2 , and then converted in a digital value. To be compatible with the input range of the A/D converter, it is necessary to subtract an offset voltage Voffset from Vx. Moreover, as the initial value of the alu. resistor is very unprecise. Voffset must be adjustable; this is done by means of a 5 bit - D/A converter, giving 32 different values. Finally, the voltage at the input of the $A / D$ converter is:

$$
V_{\text {CH0 }}=\mathrm{g} 1 \cdot \mathrm{~g} 2 \cdot \mathrm{~V}_{\mathrm{X}}-\mathrm{g} 2 \cdot V_{\text {OFFSET }}
$$

or
$\mathrm{V}_{\text {CHO }}=\mathrm{g} 1 \cdot \mathrm{~g} 2 \cdot$ Ralu $\cdot \mathrm{I}_{\mathrm{CCS}}-\mathrm{g} 2 \cdot \mathrm{~V}_{\text {OFFSET }} ;$
$V_{\text {OFFSET }}=V_{\text {REF }} / 2+N \cdot V_{\text {REF }} / 32 \quad N=0,1, \ldots 31$
The reference voltage generator ( $\mathrm{V}_{\text {REF }}$ ) is integrated, and used for the current source and both the A/D and D/A converters. In this way, the system performance is independent from the precision of $V_{\text {REF }}$; this one should, however, be stable. Vref is also available on pin \#45, and can be used for low consumption purposes. (The external sinked current has to be a DC current)
The system is under control of a 10 bit register, CR. CR is accessed serially and has a transparent latch, which can be used or not (by trying the latch signal CR latch to $\mathrm{V}_{\mathrm{cc}}$ ).

Figure 4. Print Head Block Diagram


Figure 5. Control Register details.


Figure 6. CR Latch Timings


Figure 7. A/D Converter Timings


Figure 8. Power Output Timing


Figure 9. Trigger of Nozzle Check Signal


Figure 10. Address Output Timing


Figure 11. Mode Counter


Figure 12. Mode Sel 0:3


Figure 13. Sequence of Shift Register Data Loading


Figure 14. Latch Timing


| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.40 |  |  | 0.134 |
| A1 | 0.25 |  |  | 0.010 |  |  |
| A2 | 2.55 | 2.80 | 3.05 | 0.100 | 0.110 | 0.120 |
| B | 0.22 |  | 0.38 | 0.0087 |  | 0.015 |
| C | 0.13 |  | 0.23 | 0.005 |  | 0.009 |
| D | 22.95 | 23.20 | 23.45 | 0.903 | 0.913 | 0.923 |
| D1 | 19.90 | 20.00 | 20.10 | 0.783 | 0.787 | 0.791 |
| D3 |  | 18.85 |  |  | 0.742 |  |
| e |  | 0.65 |  |  | 0.026 |  |
| E | 16.95 | 17.20 | 17.45 | 0.667 | 0.677 | 0.687 |
| E1 | 13.90 | 14.00 | 14.10 | 0.547 | 0.551 | 0.555 |
| E3 |  | 12.35 |  |  | 0.486 |  |
| L | 0.65 | 0.80 | 0.95 | 0.026 | 0.031 | 0.037 |
| L1 |  | 1.60 |  |  | 0.063 |  |
| K | $0^{\circ}(m i n),. 7^{\circ}(m a x)$ |  |  |  |  |  |


| OUTLINE AND |
| :---: |
| MECHANICAL DATA |




Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com

