




HIGH SPEED 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS

**IDT71321SA/LA
IDT71421SA/LA**

Features

- ◆ **High-speed access**
 - Commercial: 20/25/35/55ns (max.)
 - Industrial: 55ns (max.)
- ◆ **Low-power operation**
 - IDT71321/IDT71421SA
Active: 325mW (typ.)
Standby: 5mW (typ.)
 - IDT71321/421LA
Active: 325mW (typ.)
Standby: 1mW (typ.)
- ◆ **Two INT flags for port-to-port communications**
- ◆ **MASTER IDT71321 easily expands data bus width to 16-or-more-bits using SLAVE IDT71421**
- ◆ **On-chip port arbitration logic (IDT71321 only)**
- ◆ **BUSY output flag on IDT71321; BUSY input on IDT71421**
- ◆ **Fully asynchronous operation from either port**
- ◆ **Battery backup operation – 2V data retention (LA only)**
- ◆ **TTL-compatible, single 5V ±10% power supply**
- ◆ **Available in 52-Pin PLCC, 64-Pin TQFP, and 64-Pin STQFP**
- ◆ **Industrial temperature range (–40°C to +85°C) is available for selected speeds**

Functional Block Diagram



2691 drw 01

NOTES:

1. IDT71321 (MASTER): $\overline{\text{BUSY}}$ is open drain output and requires pullup resistor of 270Ω.
IDT71421 (SLAVE): $\overline{\text{BUSY}}$ is input.
2. Open drain output: requires pullup resistor of 270Ω.

MARCH 1999

Description

The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port Static RAM or as a "MASTER" Dual-Port Static RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port Static RAM approach in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.



Both devices provide two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200 μ W from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs, 64-pin TQFPs, and 64-pin STQFPs.

Pin Configurations^(1,2,3)



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. J52-1 package body is approximately .75 in x .75 in x .17 in.
PN64-1 package body is approximately 14mm x 14mm x 1.4mm.
PP64-1 package body is approximately 10mm x 10mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz) TQFP Only

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COUT	Output Capacitance	VOUT = 3dV	10	pF

2691 tbl 00

NOTES:

1. This parameter is determined by device characterization but is not production tested.
2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

2691 tbl 02

NOTES:

1. This is the parameter TA.
2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

2691 tbl 01

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VCC + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VCC + 10%.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2691 tbl 03

NOTES:

1. VIL (min.) = -1.5V for pulse width less than 10ns.
2. VTERM must not exceed VCC + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,4,6) (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version		71321X20 71421X20 Com'l Only		71321X25 71421X25 Com'l Only		Unit
					Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	\overline{CE}_L and $\overline{CE}_R = V_{IL}$, Outputs Open $f = f_{MAX}^{(2)}$	COM'L	SA LA	110 110	250 200	110 110	220 170	mA
			IND	SA LA	— —	— —	— —	— —	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(2)}$	COM'L	SA LA	30 30	65 45	30 30	65 45	mA
			IND	SA LA	— —	— —	— —	— —	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{*A} = V_{IL}$ and $\overline{CE}^{*B} = V_{IH}^{(5)}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L	SA LA	65 65	165 125	65 65	150 115	mA
			IND	SA LA	— —	— —	— —	— —	
I _{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(3)}$	COM'L	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	mA
			IND	SA LA	— —	— —	— —	— —	
I _{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^{*A} \leq 0.2V$ and $\overline{CE}^{*B} \geq V_{CC} - 0.2V^{(5)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L	SA LA	60 60	155 115	60 60	145 105	mA
			IND	SA LA	— —	— —	— —	— —	

2691 tbl 04a

Symbol	Parameter	Test Condition	Version		71321X35 71421X35 Com'l Only		71321X55 71421X55 Com'l & Ind		Unit
					Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	\overline{CE}_L and $\overline{CE}_R = V_{IL}$, Outputs Open $f = f_{MAX}^{(2)}$	COM'L	SA LA	80 80	165 120	65 65	155 110	mA
			IND	SA LA	— —	— —	65 65	190 140	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(2)}$	COM'L	SA LA	25 25	65 45	20 20	65 35	mA
			IND	SA LA	— —	— —	20 20	65 45	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{*A} = V_{IL}$ and $\overline{CE}^{*B} = V_{IH}^{(5)}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L	SA LA	50 50	125 90	40 40	110 75	mA
			IND	SA LA	— —	— —	40 40	125 90	
I _{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(3)}$	COM'L	SA LA	1.0 0.2	15 4	1.0 0.2	15 4	mA
			IND	SA LA	— —	— —	1.0 0.2	30 10	
I _{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^{*A} \leq 0.2V$ and $\overline{CE}^{*B} \geq V_{CC} - 0.2V^{(5)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L	SA LA	45 45	110 85	40 40	100 70	mA
			IND	SA LA	— —	— —	40 40	110 85	

2691 tbl 04b

NOTES:

- 'X' in part numbers indicates power rating (SA or LA).
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{rc}$, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- $V_{CC} = 5V$, $T_A = +25^\circ C$ for Typ and is not production tested. $V_{CC DC} = 100mA$ (Typ)
- Port "A" may be either left or right port. Port "B" is opposite from port "A".
- Industrial temperature: for other speeds, packages and powers contact your sales office.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	71321SA 71421SA		71321LA 71421LA		Unit
			Min.	Max.	Min.	Max.	
$ I_{Ll} $	Input Leakage Current ⁽¹⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{Lo} $	Output Leakage Current ⁽¹⁾	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}, V_{CC} = 5.5V$	—	10	—	5	μA
V_{OL}	Output Low Voltage ($I/O_0-I/O_7$)	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V_{OL}	Open Drain Output Low Voltage ($BUSY/\overline{INT}$)	$I_{OL} = 16mA$	—	0.5	—	0.5	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2691 tbl 05

NOTE:

- At $V_{CC} \leq 2.0V$ leakages are undefined.

Data Retention Characteristics (LA Version Only)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
V_{DR}	V_{CC} for Data Retention	$V_{CC} = 2.0V, \overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$	2.0	—	0	V	
I_{CCDR}	Data Retention Current		COM'L	—	100	1500	μA
			IND	—	100	4000	μA
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time			0	—	—	ns
$t_R^{(3)}$	Operation Recovery Time		$t_{RC}^{(2)}$	—	—	ns	

2691 tbl 06

NOTES:

- $V_{CC} = 2V, T_A = +25^\circ C$, and is not production tested.
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not production tested.

Data Retention Waveform



2691 drw 04

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

2691 01 07




Figure 1. AC Output Test Load




Figure 2. Output Test Load
(for t_{HZ} , t_{LZ} , t_{WZ} , and t_{OZ})
* Including scope and jig.




Figure 3. $\overline{\text{BUSY}}$ and $\overline{\text{INT}}$
AC Output Test Load

2691 drw 05

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range^(2,4)

Symbol	Parameter	71321X20 71421X20 Com'l Only		71321X25 71421X25 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	20	—	25	—	ns
t _{AA}	Address Access Time	—	20	—	25	ns
t _{ACE}	Chip Enable Access Time	—	20	—	25	ns
t _{AOE}	Output Enable Access Time	—	11	—	12	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,3)	0	—	0	—	ns
t _{HZ}	Output High-Z Time ^(1,3)	—	10	—	10	ns
t _{PU}	Chip Enable to Power Up Time ⁽³⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽³⁾	—	20	—	25	ns

2691 tbl 08a


Symbol	Parameter	71321X35 71421X35 Com'l Only		71321X55 71421X55 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	25	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,3)	0	—	5	—	ns
t _{HZ}	Output High-Z Time ^(1,3)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽³⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽³⁾	—	35	—	50	ns

2691 tbl 08b

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from Low or High-impedance voltage Output Test Load (Figure 2).
2. 'X' in part numbers indicates power rating (SA or LA).
3. This parameter is guaranteed by device characterization, but is not production tested.
4. Industrial temperature: for other speeds, packages and powers contact your sales office.


Timing Waveform of Read Cycle No. 1, Either Side⁽¹⁾



NOTES:

1. $\overline{R\overline{W}} = V_{IH}$, $\overline{C\overline{E}} = V_{iL}$, and is $\overline{O\overline{E}} = V_{iL}$. Address is valid prior to the coincidental with $\overline{C\overline{E}}$ transition LOW.
2. t_{BDD} delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} , and t_{BDD} .

Timing Waveform of Read Cycle No. 2, Either Side⁽³⁾



NOTES:

1. Timing depends on which signal is asserted last, $\overline{O\overline{E}}$ or $\overline{C\overline{E}}$.
2. Timing depends on which signal is de-asserted first, $\overline{O\overline{E}}$ or $\overline{C\overline{E}}$.
3. $\overline{R\overline{W}} = V_{IH}$ and $\overline{O\overline{E}} = V_{iL}$, and the address is valid prior to or coincidental with $\overline{C\overline{E}}$ transition LOW.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} , and t_{BDD} .

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(4,5)

Symbol	Parameter	71321X20 71421X20 Com'l Only		71321X25 71421X25 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time ⁽²⁾	20	—	25	—	ns
t _{EW}	Chip Enable to End-of-Write	15	—	20	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	20	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WP}	Write Pulse Width ⁽³⁾	15	—	15	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	10	—	12	—	ns
t _{HZ}	Output High-Z Time ⁽¹⁾	—	10	—	10	ns
t _{DH}	Data Hold Time	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ⁽¹⁾	—	10	—	10	ns
t _{OW}	Output Active from End-of-Write ⁽¹⁾	0	—	0	—	ns

2691 tbl 09a


Symbol	Parameter	71321X35 71421X35 Com'l Only		71321X55 71421X55 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time ⁽²⁾	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write	30	—	40	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	40	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WP}	Write Pulse Width ⁽³⁾	25	—	30	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	15	—	20	—	ns
t _{HZ}	Output High-Z Time ⁽¹⁾	—	15	—	25	ns
t _{DH}	Data Hold Time	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ⁽¹⁾	—	15	—	30	ns
t _{OW}	Output Active from End-of-Write ⁽¹⁾	0	—	0	—	ns

2691 tbl 09b


NOTES:

- Transition is measured $\pm 500\text{mV}$ from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.
- For Master/Slave combination, $t_{WC} = t_{BAA} + t_{WP}$, since $R\bar{W} = \bar{V}_{IL}$ must occur after t_{BAA} .
- If \bar{OE} is LOW during a $R\bar{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{DW})$ to allow the I/O drivers to turn off data to be placed on the bus for the required t_{DW} . If \bar{OE} is HIGH during a $R\bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
- 'X' in part numbers indicates power rating (SA or LA).
- Industrial temperature: for other speeds, packages and powers contact your sales office.

Timing Waveform of Write Cycle No. 1, ($\overline{R/\overline{W}}$ Controlled Timing)^(1,5,8)



Timing Waveform of Write Cycle No. 2, (\overline{CE} Controlled Timing)^(1,5)



NOTES:

1. $\overline{R/\overline{W}}$ or \overline{CE} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of $\overline{CE} = V_{IL}$ and $\overline{R/\overline{W}} = V_{IL}$.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} LOW transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal (\overline{CE} or $\overline{R/\overline{W}}$) is asserted last.
7. This parameter is determined to be device characterization, but is not production tested. Transition is measured $\pm 500\text{mV}$ from steady state with the Output Test Load (Figure 2).
8. If \overline{OE} is LOW during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{DW}$) to allow the I/O drivers to turn off data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(6,7)

Symbol	Parameter	71321X20 71421X20 Com'l Only		71321X25 71421X25 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER 71321)						
t _{BAA}	$\overline{\text{BUSY}}$ Access Time from Address	—	20	—	20	ns
t _{BDA}	$\overline{\text{BUSY}}$ Disable Time from Address	—	20	—	20	ns
t _{BAC}	$\overline{\text{BUSY}}$ Access Time from Chip Enable	—	20	—	20	ns
t _{BDC}	$\overline{\text{BUSY}}$ Disable Time from Chip Enable	—	20	—	20	ns
t _{WH}	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	12	—	15	—	ns
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	50	—	50	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	35	ns
t _{APS}	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
t _{BDD}	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	25	—	35	ns
$\overline{\text{BUSY}}$ INPUT TIMING (For SLAVE 71421)						
t _{WB}	Write to $\overline{\text{BUSY}}$ Input ⁽⁴⁾	0	—	0	—	ns
t _{WH}	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	12	—	15	—	ns
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	40	—	50	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	30	—	35	ns

2691 tbl 10a


Symbol	Parameter	71321X35 71421X35 Com'l Only		71321X55 71421X55 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER 71321)						
t _{BAA}	$\overline{\text{BUSY}}$ Access Time from Address	—	20	—	30	ns
t _{BDA}	$\overline{\text{BUSY}}$ Disable Time from Address	—	20	—	30	ns
t _{BAC}	$\overline{\text{BUSY}}$ Access Time from Chip Enable	—	20	—	30	ns
t _{BDC}	$\overline{\text{BUSY}}$ Disable Time from Chip Enable	—	20	—	30	ns
t _{WH}	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	20	—	20	—	ns
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	55	ns
t _{APS}	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
t _{BDD}	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	35	—	50	ns
$\overline{\text{BUSY}}$ INPUT TIMING (For SLAVE 71421)						
t _{WB}	Write to $\overline{\text{BUSY}}$ Input ⁽⁴⁾	0	—	0	—	ns
t _{WH}	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	20	—	20	—	ns
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	55	ns

2691 tbl 10b

NOTES:

1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY."
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} – t_{WP} (actual) or t_{DDD} – t_{DW} (actual).
4. To ensure that a write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part numbers indicates power rating (SA or LA).
7. Industrial temperature: for other speeds, packages and powers contact your sales office.

Timing Waveform of Write with Port-to-Port Read and $\overline{\text{BUSY}}^{(2,3,4)}$




NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (71421).
2. $\overline{\text{CEL}} = \overline{\text{CER}} = \text{VL}$
3. $\overline{\text{OE}} = \text{VL}$ for the reading port.
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

2691 drw 10

Timing Waveform of Write with $\overline{\text{BUSY}}^{(4)}$




NOTES:

1. tWH must be met for both $\overline{\text{BUSY}}$ input (71421, slave) or output (71321, Master).
2. $\overline{\text{BUSY}}$ is asserted on port "B" blocking $\overline{\text{RW}}\text{'B'}$, until $\overline{\text{BUSY}}\text{'B'}$ goes HIGH.
3. tWB is only for the slave version (71421).
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".


2691 drw 11

Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing⁽¹⁾



2691 drw 12

Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by Address Match Timing⁽¹⁾



2691 drw 13

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
2. If tAPS is not satisfied, the $\overline{\text{BUSY}}$ will be asserted on one side or the other, but there is no guarantee on which side $\overline{\text{BUSY}}$ will be asserted (71321 only).

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,2)

Symbol	Parameter	71321X20 71421X20 Com'l Only		71321X25 71421X25 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	25	ns
tINR	Interrupt Reset Time	—	20	—	25	ns

2691 tbl 11a

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).
2. Industrial temperature: for other speeds, packages and powers contact your sales office.

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range^(1,2)

Symbol	Parameter	71321X35 71421X35 Com'l Only		71321X55 71421X55 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t _{AS}	Address Set-Up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	25	—	45	ns
t _{INR}	Interrupt Reset Time	—	25	—	45	ns


2691 tbl 11b

NOTES:

- 'X' in part numbers indicates power rating (SA or LA).
- Industrial temperature: for other speeds, packages and powers contact your sales office.


Timing Waveform of Interrupt Mode⁽¹⁾

SET $\overline{\text{INT}}$



2691 drw 14

CLEAR $\overline{\text{INT}}$



2691 drw 15

NOTES:

- All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- See Interrupt Truth Table.
- Timing depends on which enable signal ($\overline{\text{CE}}$ or $\overline{\text{R/W}}$) is asserted last.
- Timing depends on which enable signal ($\overline{\text{CE}}$ or $\overline{\text{R/W}}$) is de-asserted first.

Truth Tables

Truth Table I. Non-Contention Read/Write Control⁽⁴⁾

Left or Right Port ⁽¹⁾				Function
R/W	\overline{CE}	\overline{OE}	D0-7	
X	H	X	Z	Port Disabled and in Power-Down Mode, ISB ₂ or ISB ₄
X	H	X	Z	$\overline{CE}_R = \overline{CE}_L = V_{IH}$, Power-Down Mode, ISB ₁ or ISB ₃
L	L	X	DATA _{IN}	Data on Port Written Into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

2691 tbl 12

NOTES:

1. A_{0L} – A_{10L} ≠ A_{0R} – A_{10R}.
2. If $\overline{BUSY} = L$, data is not written.
3. If $\overline{BUSY} = L$, data may not be valid, see t_{WDD} and t_{DDD} timing.
4. 'H' = V_{IH}, 'L' = V_{IL}, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

Truth Table II. Interrupt Flag^(1,4)

Left Port					Right Port					Function
R/WL	\overline{CEL}	\overline{OEL}	A _{10L} -A _{0L}	\overline{INTL}	R/W _R	\overline{CE}_R	\overline{OE}_R	A _{10R} -A _{0R}	\overline{INTR}	
L	L	X	7FF	X	X	X	X	X	L ⁽²⁾	Set Right \overline{INTR} Flag
X	X	X	X	X	X	L	L	7FF	H ⁽³⁾	Reset Right \overline{INTR} Flag
X	X	X	X	L ⁽³⁾	L	L	X	7FE	X	Set Left \overline{INTL} Flag
X	L	L	7FE	H ⁽²⁾	X	X	X	X	X	Reset Left \overline{INTL} Flag

2691 tbl 13

NOTES:

1. Assumes $\overline{BUSYL} = \overline{BUSYR} = V_{IH}$
2. If $\overline{BUSYL} = V_{IL}$, then No Change.
3. If $\overline{BUSYR} = V_{IL}$, then No Change.
4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE

Truth Table III — Address \overline{BUSY} Arbitration


Inputs			Outputs		Function
\overline{CEL}	\overline{CE}_R	A _{0L} -A _{10L} A _{0R} -A _{10R}	\overline{BUSYL} ⁽¹⁾	\overline{BUSYR} ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

2691 tbl 14

NOTES:

1. Pins \overline{BUSYL} and \overline{BUSYR} are both outputs for 71321 (Master). Both are inputs for 71421 (Slave). \overline{BUSYx} outputs on the 71321 are open drain, not push-pull outputs. On slaves the \overline{BUSYx} input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSYL} or $\overline{BUSYR} = LOW$ will result. \overline{BUSYL} and \overline{BUSYR} outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSYL} outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSYR} outputs are driving LOW regardless of actual logic level on the pin.

Ordering Information



2691 drw 17

NOTE:

- Industrial temperature range is available in selected PLCC packages in standard power. For other speeds, packages and powers contact your sales office.

Datasheet Document History

3/24/99: Initiated datasheet document history
 Converted to new format
 Cosmetic typographical corrections
 Pages 2 and 3 Added additional notes to pin configurations



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054





for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 831-754-4613
 DualPortHelp@idt.com



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PACKAGE DIAGRAM OUTLINES
PLCC

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27847	06	REDRAW TO JEDEC FORMAT	03/15/95	



DETAIL A



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Stender Way, Santa Clara, CA 95054	
±	±	PHONE: (408) 727-8118	
±	±	FAX: (408) 492-8874	
±	±	TWO: 910-338-2070	
APPROVALS	DATE	TITLE	
DRAWN Ad	06/15/98	PL PACKAGE OUTLINE	
CHECKED		SQUARE PLCC	
		.050 PITCH	
		SIZE	REV
		C	PSC-4008 06
DO NOT SCALE DRAWING			

83

PACKAGE DIAGRAM OUTLINES
PLCC (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27647	06	REDRAW TO JEDEC FORMAT	03/15/95	

SYMBOL	DWG # J28-1				DWG # J44-1				DWG # J52-1				DWG # J68-1				DWG # J84-1			
	JEDEC VARIATION AB			NOTE	JEDEC VARIATION AC			NOTE	JEDEC VARIATION AD			NOTE	JEDEC VARIATION AE			NOTE	JEDEC VARIATION AF			NOTE
	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX	
A	.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180	
A1	.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115	
A2	.062	-	.083		.062	-	.083		.062	-	.083		.062	-	.083		.059	-	.080	
D	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1.190	1.195	
D1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3,4	1.150	1.154	1.156	3,4
D2	.195	.205	.215	5	.295	.305	.315	5	.345	.355	.365	5	.445	.455	.465	5	.545	.555	.565	5
E	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1.190	1.195	
E1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3,4	1.150	1.154	1.156	3,4
E2	.191	.205	.219	5	.291	.305	.319	5	.341	.355	.369	5	.441	.455	.469	5	.541	.555	.569	5
N	28				44				52				68				84			

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- DATUMS [A-B] AND [D-] TO BE DETERMINED AT DATUM PLANE [H-]
- DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE [H-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE [C-] CONTACT POINT
- DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS DETERMINE THE MAXIMUM ANGLE OF THE LEAD FOR SOCKET APPLICATIONS
- ALL DIMENSIONS ARE IN INCHES
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-018, VARIATION AB, AC, AD, AE & AF. EXCEPTIONS: JEDEC MAXIMUM BASE METAL LEAD WIDTH IS .018


TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Stoner Way, Santa Clara, CA 95054	
XX±	±	PHONE: (408) 727-8118	
XXX±		FAX: (408) 492-8674	
XXXX±		TWC: 910-338-2070	
APPROVALS	DATE	TITLE	
DRAWN <i>Ad</i>	05/15/95	PL PACKAGE OUTLINE	
CHECKED		SQUARE PLCC	
		.050 PITCH	
		SIZE	REV
		C	06
DRAWING No. PSC-4008			
DO NOT SCALE DRAWING			

PACKAGE DIAGRAM OUTLINES


PLCC (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27647	06	REDRAW TO JEDEC FORMAT	03/15/95	

LAND PATTERN DIMENSIONS




	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	.520	.528	.720	.728	.820	.828	1.020	1.028	1.220	1.228
P1	.354	.362	.554	.562	.654	.662	.854	.862	1.054	1.062
P2	.300 BSC		.500 BSC		.600 BSC		.800 BSC		1.000 BSC	
N	28		44		52		68		84	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stender Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 482-8874 TWC 910-338-2070			
DECIMAL	ANGULAR				
XXX±	±				
XXXX±		APPROVALS	DATE	TITLE	PL PACKAGE OUTLINE
		DRWN	Ad	08/15/89	SQUARE PLCC
		CHECKED			.050 PITCH
		SIZE	C	DRAWING No.	PSC-4008
				REV	06
DO NOT SCALE DRAWING					


PACKAGE DIAGRAM OUTLINES
TQFP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/26/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	12/10/94	




EVEN LEAD SIDES



ODD LEAD SIDES



DETAIL A



DETAIL B



TOLERANCES UNLESS SPECIFIED		INTEGRATED DEVICE TECHNOLOGY, INC.	
DECIMAL	ANGULAR	2975 Stander Way, Santa Clara, CA 95054	
±	±	PHONE: (408) 727-8118	
±	±	FAX: (408) 492-0674 TWC: 910-338-2070	
APPROVALS	DATE	TITLE	PN PACKAGE OUTLINE
DRAWN	03/12/92	SIZE	14.0 X 14.0 X 1.4 mm TQFP
CHECKED		FORM	1.00/10 FORM
		SIZE	C
		DRAWING No.	PSC-4036
		REV	03

PACKAGE DIAGRAM OUTLINES
TQFP (Continued)


REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/26/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	11/18/94	

SYMBOL	PN64-1			NOTE	PN80-1			NOTE	PN100-1			NOTE	PN120-1			NOTE
	JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION			
	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX	
A	-	-	1.60		-	-	1.60		-	-	1.60		-	-	1.60	
A1	.05	.10	.15		.05	.10	.15		.05	.10	.15		.05	.10	.15	
A2	1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45	
D	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4
D1	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2
E	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4
E1	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2
N	64				80				100				120			
e	.80 BSC				.65 BSC				.50 BSC				.40 BSC			
b	.30	.37	.45	7	.22	.32	.38	7	.17	.22	.27	7	.13	.18	.23	7
b1	.30	.35	.40		.22	.30	.33		.17	.20	.23		.13	.16	.19	
ccc	-	-	.10		-	-	.10		-	-	.08		-	-	.08	
ddd	-	-	.20		-	-	.13		-	-	.08		-	-	.07	

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUMS [A-B] AND [-D-] TO BE DETERMINED AT DATUM PLANE [-H-]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION BP, BQ, BR & BS

LAND PATTERN DIMENSIONS




	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	16.80	17.00	16.80	17.00	16.80	17.00	16.80	17.00
P1	13.80	14.00	13.80	14.00	13.80	14.00	13.80	14.00
P2	12.00 BSC		12.35 BSC		12.00 BSC		11.60 BSC	
X	.40	.60	.30	.50	.30	.40	.20	.30
e	.80 BSC		.65 BSC		.50 BSC		.40 BSC	
N	64		80		100		120	

TOLERANCES UNLESS SPECIFIED		INTEGRATED DEVICE TECHNOLOGY, INC.	
DECIMAL	ANGULAR	2975 Stander Way, Santa Clara, CA 95054	
XXX.X	±	PHONE: (408) 727-8116	
XXXX.X		FAX: (408) 492-8874	
XXXXX		TWO: 910-330-2070	
APPROVALS	DATE	TITLE	REV
DRAWN	03/12/92	PN PACKAGE OUTLINE	
CHECKED		14.0 X 14.0 X 1.4 mm TQFP	
		1.00/10 FORM	
		SIZE	DRAWING No.
		C	PSC-4036
			03

DO NOT SCALE DRAWING

PACKAGE DIMENSIONS



DIMENSIONS

64-PIN STQFP WITH 10MM BODY

Dimension Letter	Tolerance (mm)	Dimension (mm)
A	Max.	1.60
A1	±.05	0.10
A2	±.05	1.45
D	±.10	12.00
D1	±.10	10.00
E	±.10	12.00
E1	±.10	10.00
L	±15	0.60
e	Basic	0.50
b	.05	0.22