

MOS INTEGRATED CIRCUIT

μ **PD17P218**

4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROLLER

DESCRIPTION

The μ PD17P218 is a model of the μ PD17218 with a one-time PROM instead of an internal mask ROM. Since the user can write programs to the μ PD17P218, it is ideal for experimental production or small-scale production of the μ PD17215, 17216, 17217 or 17218 systems.

When reading this document, also read the documents related to the μ PD17215, 17216, 17217 and 17218.

Detailed functions are described in the following user's manual. Read this manual when designing your system.

 μ PD172 $\times\!\!\times$ Series User's Manual: IEU-1317

FEATURES

- Pin compatible with μPD17215, 17216, 17217 and 17218 (except PROM programming function)
- · Carrier generator circuit for infrared remote controller (REM output)
- 17K architecture: General-purpose register method
- Program memory (one-time PROM): 16K bytes (8192 \times 16)
- Data memory (RAM): 223 × 4 bits
- Pull-up resistor can be connected to RESET pin Note.
- Low-voltage detection circuit (WDOUT output) Note
- Operating voltage range: 2.0 to 5.5 V (fx = 4 MHz: normal mode, 8 μ s) 2.2 to 5.5 V (fx = 4 MHz: high-speed mode, 4 μ s) 3.5 to 5.5 V (fx = 8 MHz: high-speed mode, 2 μ s)

Note: Can be selected by mask option with the mask model.

APPLICATIONS

Preset remote controllers, toys, and portable systems

ORDERING INFORMATION

Part Number	Package	Quality Grade
μ PD17P218GT	28-pin plastic SOP (375 mil)	Standard
μ PD17P218CT	28-pin plastic shrink DIP (400 mil)	Standard

Please refer to "Quality Grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


The information in this document is subject to change without notice.

Document No. IC - 3252 (O. D. No. IC - 8797) Date Published September 1994 P Printed in Japan



PIN CONFIGURATION (TOP VIEW)

(1) Normal operation mode



GND : Ground

INT : External interrupt request signal input

P0A₀-P0A₃ : Port 0A (CMOS input) P0B₀-P0B₃ : Port 0B (CMOS input)

P0C₀-P0C₃ : Port 0C (N-ch open-drain output) P0D₀-P0D₃ : Port 0D (N-ch open-drain output) P0E₀-P0E₃ : Port 0E (CMOS push-pull output)

REM : Remote controller transmission output (CMOS push-pull output)

RESET : Reset input


V_{DD}: Positive power supply

WDOUT : Hang-up detection/low-voltage detection output (N-ch open-drain output)

 $X_{\text{IN}}, X_{\text{OUT}}$: Oscillation connection



(2) PROM programming mode



Note: Those enclosed in parentheses indicate the processing of the pins not used in PROM programming mode.

L : Ground these pins through a resistor (470 W).

Open: Do not connect anything to these pins.

CLK : PROM clock input Do-D7 : PROM data I/O


GND : Ground

MD₀-MD₃: PROM mode selection VDD : Positive power supply

VPP : PROM writing power supply



BLOCK DIAGRAM





CONTENTS

1.	DIFFE	RENCES BETWEEN μ PD17P218 AND μ PD17215/17216/17217/17218	6	
2.	PIN FU 2.1 2.2 2.3 2.4 2.5	JNCTIONS	7 8 8 11	
3.	WRITI 3.1 3.2 3.3	NG/VERIFYING ONE-TIME PROM (PROGRAM MEMORY) OPERATION MODE FOR WRITING/VERIFICATION OF PROGRAM MEMORY PROGRAM MEMORY WRITE PROCEDURE PROGRAM MEMORY READ PROCEDURE	12 13	
4.	ELEC	TRICAL SPECIFICATIONS (PRELIMINARY)	15	
5.	PAC	KAGE DRAWINGS	23	
6.	RECO	DMMENDED SOLDERING CONDITIONS	25	*
ΑF	PENDI	X A. FUNCTION OF μ PD17215 SUB-SERIES PRODUCTS	26	
ΑF	PENDI	X B. DEVELOPMENT TOOLS	27	



\star 1. DIFFERENCES BETWEEN μ PD17P218 AND μ PD17215/17216/17217/17218

The μ PD17P218 is a model of the μ PD17218 provided with a one-time PROM as the program memory, to which the user can write data, instead of an internal mask ROM.

Table 1-1 shows the differences among the μ PD17P218, μ PD17215, 17216, 17217, and 17218.

These five products have different memory capacities and mask options but the same CPU function and internal hardware. Therefore, the μ PD17P218 can be used to evaluate the program of a system using the μ PD17215, 17216, 17217, or 17218. **Note that part of the electrical specifications of the \muPD17P218 such as supply current and low-voltage detection voltage are different from those of the \muPD17215, 17216, 17217, and 17218.**

For the detail of the CPU functions and internal hardware, refer to the Data Sheet of the μ PD17215, 17216, 17217, and 17218.

Table 1-1 Differences between μPD17P218 and 17215/17216/17217/17218

Product Name	μPD17P218	μPD17215	μPD17216	μPD17217	μPD17218	
Program Memory	One-time PROM		Mask	ROM		
Program Memory	16 K bytes (8192 × 16) (0000H-1FFFH)	4 K bytes (2048 × 16) (0000H-07FFH)	8 K bytes (4096 × 16) (0000H-0FFFH)	12 K bytes (6144 × 16) (0000H-17FFH)	16 K bytes (8192 × 16) (0000H-1FFFH)	
Data Memory	223 × 4 bits	111 x	4 bits	223 x	4 bits	
Pull-Up Resistor of RESET Pin	Provided		Any (mas	k option)		
Low-Voltage Detector Circuit Note	Provided		Any (mas	k option)		
VPP Pin, Operation Mode Select Pin	Provided		Not pro	ovided		
Instruction Execution Time		4 μs (4 MHz cera	mic oscillator: in hig mic oscillator: in hig amic oscillator: in h	gh-speed mode)		
Operation When P0C, P0D Are Standby		Retain output level immediately before standby mode				
Operating Voltage Range		2.2 to 5.5 \	/ (at 4 MHz, in high-s	speed mode)		
Package	28-pin plastic SOP (375 mil) 28-pin plastic shrink DIP (400 mil)					

Note: Although the circuit configuration of the low-voltage detector circuit is identical, its electrical specifications differ depending on the product.



2. PIN FUNCTIONS

2.1 IN NORMAL MODE

Pin No.	Symbol	Function	Output Format	On Reset
15	P0A ₀	4-bit CMOS input port with pull-up resistor.		
16	P0A ₁	Can be used for key return input of key matrix. This port		Input
17	P0A ₂	can release standby mode when at least one of pins goes low.	_	Input
18	Р0Аз			
19	P0B ₀	4-bit CMOS input port with pull-up resistor.		
20	P0B ₁	Can be used for key return input of key matrix. This port		
21	P0B ₂	can release standby mode when at least one of pins goes low.	_	Input
22	P0B ₃	low.		
23	P0C ₀	4-bit N-ch open-drain output port.		
24	P0C ₁	Can be used for key source output of key matrix. This		
25	P0C ₂	port retains output level immediately before standby mode is set when standby mode is set, and outputs low	N-ch open-drain	Low-level output
26	P0C ₃	level on reset.		
27	P0D ₀	4-bit N-ch open-drain output port.		
28	P0D ₁	Can be used for key source output of key matrix. This		
1	P0D ₂	port retains output level immediately before standby mode is set when standby mode is set, and outputs low	N-ch open-drain	Low-level output
2	P0D₃	level on reset.		
		4-bit I/O port which can be set in input or output mode		
4	P0E ₀	in bit units.		
5	P0E ₁	In output mode, this port serves as high-current CMOS output port.	CMOS push-pull	Input
6	P0E ₂	In input mode, it serves as CMOS input port to which	omeo paon pan	mpat
7	P0E ₃	pull-up resistor can be connected by program in bit units. On reset, this port is set as input port.		
8	REM	Infrared remote controller transmission output pin. Outputs low level on reset.	CMOS push-pull	Low-level output
13	RESET	System reset input pin. By inputting low level to this pin, CPU can be reset. While low level is input to this pin, oscillation circuit stops oscillating. $\overline{\text{RESET}} \text{ pin of } \mu \text{PD17P218 is provided with pull-up resistor.}$	_	Input
9	V _{DD}	Positive power supply pin	_	_
12	GND	Ground	_	_
3	INT	External interrupt request input	_	Input
14	WDOUT	Output for detection of hang-up or voltage drop. Outputs low level when watchdog timer overflows, when stack overflows/underflows, or when low voltage is detected. Connect this pin to RESET pin.	N-ch open-drain	High-impedance or low-level output
11	XIN	Connect ceramic oscillator for system clock oscillation	_	(Oscillation stops)
10	Хоит	across these pins.		



2.2 IN PROM PROGRAMMING MODE


Pin No.	Symbol	Function	Output Format	On Reset
3	VPP	Power supply for PROM programming. Apply 12.5 V to this pin as the program voltage when writing/verifying program memory.	_	
9	V _{DD}	Positive power supply. Apply 6 V to this pin when writing/ verifying program memory.	_	_
11	CLK	Inputs clock for PROM programming.	_	_
12	GND	Ground	_	_
19	MD_0	Input pins used to select operation mode when PROM		
1	1	is programmed.	_	Input
22	MDз			
23	D ₄			
1	1			
26	D 7			
27	D ₀	Input/output 8-bit data for PROM programming.	CMOS push-pull	Input
28	D ₁			
1	D ₂			
2	Дз			

Remarks: Pins other than above are not used in the PROM programming mode. For the processing of the unused pins, refer to **PIN CONFIGURATION (2) PROM programming mode**.

2.3 PIN I/O CIRCUITS


This section shows the I/O circuits of the μ PD17P218 pins in simplified schematic diagrams.


(1) P0A₀-P0A₃, P0B₀/MD₀-P0B₃/MD₃






(2) $P0C_0/D_4-P0C_3/D_7$, $P0D_0/D_0-P0D_3/D_3$








(4) RESET



Note: Can be selected with mask option when mask products such as μ PD17215, 17216, 17217, and 17218 are used.

Remarks: Schmitt trigeer input with hysteresis characteristics

(5) INT (Schmitt trigger input)



Remarks: Schmitt trigeer input with hysteresis characteristics



2.4 PROCESSING OF UNUSED PINS

Process the unused pins as follows:

Table 2-1 Processing of Unused Pins

Pin	Recommended Connection
P0A ₀ -P0A ₃	Connect to V _{DD}
P0B ₀ -P0B ₃	Connect to V _{DD}
P0C₀-P0C₃	Connect to GND
P0D₀-P0D₃	Connect to GND
P0E ₀ -P0E ₃	Input : Connect to Vdd or GND Output: Open
REM	Open
INT	Connect to GND
WDOUT	Connect to GND

2.5 NOTES ON USING INT AND RESET PINS


In addition to the functions shown in **2 PIN FUNCTIONS**, the INT and $\overline{\text{RESET}}$ pins also have a function to set a test mode (for IC testing) in which the internal operations of the μ PD17P218 are tested.


When a voltage higher than VDD is applied to either of these pins, the test mode is set. This means that, even during normal operation, the μ PD17P218 may be set in the test mode and malfunction if a noise exceeding VDD is applied.

For example, if the wiring length of the INT or RESET pin is too long, noise superimposed on the wiring line of the pin may cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

 Connect diode with low V_F between V_{DD} and INT/RESET pin Connect capacitor between VDD and INT/RESET pin





Moreover, if the test mode is set by the INT pin, low level is output from the $\overline{\text{WDOUT}}$ pin. In this case, connect the $\overline{\text{WDOUT}}$ pin to the $\overline{\text{RESET}}$ pin.



3. WRITING/VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The program memory of the μ PD17P218 is a one-time PROM of 8192 x 16 bits. To write data to or verify this one-time PROM, the pins shown in the following table are used. No address input pin is used, as the address is updated by the clock input from the CLK pin.

Table 3-1 Pins Used to Write/Verify Program Memory

Pin Name	Function
V _{PP}	Applies voltage when program memory is written/verified. Apply +12.5 V to this pin.
V _{DD}	Positive power supply. Apply +6 V to write/verify program memory.
CLK	Input clock to update address when program memory is written/verified. Program memory address is updated when four pulses are input to this pin.
MD ₀ -MD ₃	Select operation mode when program memory is written/verified.
D ₀ -D ₇	Input/output 8-bit data when program memory is written/verified.

3.1 OPERATION MODE FOR WRITING/VERIFICATION OF PROGRAM MEMORY

If +6 V is applied to the V_{DD} and +12.5 V to the V_{PP} pin after μ PD17P218 has been placed in the reset status for a fixed time (V_{DD} = 5V, $\overline{\text{RESET}}$ = 0V), μ PD17P218 enters program memory write/verify mode.

The MD₀ to MD₃ pins are used to set the operating modes listed in the following table.

Leave the pins not used for program memory writing/verification open or connect to GND through pull-down resistors (470 Ω) (Refer to **PIN CONFIGRATION (2) PROM programming mode**).

Table 3-2 Operating Mode Specification

	Оре	erating Mod	le Specificat	tion		0 M .l	
V _{PP}	V _{DD}	MD ₀	MD ₁	MD ₂	MD ₃	Operating Mode	
	+6 V		Н	L	Н	L	Program memory address 0 clear mode
+12.5 V		L	Н	Н	Н	Write mode	
+12.5 V		L	L	Н	Н	Verify mode	
		Н	×	Н	Н	Program inhibit mode	

Remarks: x: don't care (L or H)




3.2 PROGRAM MEMORY WRITE PROCEDURE

The program memory write procedure is as follows. High-speed program memory write is possible.

- (1) Ground the unused pins through pull-down resistors. The CLK pin must be low.
- (2) Supply 5 V to the VDD pin. The VPP pin must be low.
- (3) After waiting for 10 microseconds, supply 5 V to the VPP pin.
- (4) Operate the MDo to MD3 pins to set program memory address 0 clear mode.
- (5) Supply 6 V to the VDD pin and 12.5 V to the VPP pin.
- (6) Set program inhibit mode.
- (7) Write data in 1-millisecond write mode.
- (8) Set program inhibit mode.
- (9) Set verify mode. If data has been written connectly, proceed to step (10). If data has not yet been written, repeat steps (7) to (9).
- (10) Write additional data for (the number of times data was written (x) in steps (7) to (9)) times 1 milliseconds.
- (11) Set program inhibit mode.
- (12) Supply a pulse to the CLK pin four times to update the program memory address by 1.
- (13) Repeat steps (7) to (12) to the last address.
- (14) Set program memory address 0 clear mode.
- (15) Change the voltages of VDD and VPP pins to 5 V.
- (16) Turn off the power supply.

Steps (2) to (12) are illustrated below.




Remarks: Broken line indicates high impedance.



3.3 PROGRAM MEMORY READ PROCEDURE

- (1) Ground the unused pins through pull-down resistors. The CLK pin must be low.
- (2) Supply 5 V to the VDD pin. The VPP pin must be low.
- (3) After waiting for 10 microseconds, supply 5 V to the VPP pin.
- (4) Operate the MDo to MD3 pins to set program memory address 0 clear mode.
- (5) Supply 6 V to the VDD pin and 12.5 V to the VPP pin.
- (6) Set program inhibit mode.
- (7) Set verify mode. Data of each address is sequentially output each time a clock pulse is input to the CLK pin four times.
- (8) Set program inhibit mode.
- (9) Set program memory address 0 clear mode.
- (10) Change the voltages of VDD and VPP pins to 5 V.
- (11) Turn off the power supply.

Steps (2) to (9) are illustrated below.





4. ELECTRICAL SPECIFICATIONS (PRELIMINARY)

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C)

Item	Symbol	Condition	ons	Ratings	Unit
Supply Voltage	V _{DD}			-0.3 to +7.0	V
Input Voltage	Vı			-0.3 to V _{DD} +0.3	V
Output Voltage	Vo			-0.3 to V _{DD} +0.3	V
		DEM	Peak value	-36.0	mA
		REM pin	Effective value	-24.0	mA
High-Level Output		4 ' (DOF ')	Peak value	-7.5	mA
Current Note	Іон	1 pin (P0E pin)	Effective value	-5.0	mA
		Total of P0E pins	Peak value	-22.5	mA
			Effective value	-15.0	mA
		1 pin	Peak value	7.5	mA
			Effective value	5.0	mA
Low-Level Output		Total of P0E pins	Peak value	30.0	mA
Current Note	Іоь		Effective value	20.0	mA
	•	Total of P0C, P0D,	Peak value	22.5	mA
		WDOUT pins	Effective value	15.0	mA
Operating Temperature	Topt			-40 to +85	°C
Storage Temperature	T _{stg}			-60 to +150	°C
Power dissipation	Pd	T _a = 85°C		180	mW

Note: Effective value = Peak value $\times \sqrt{\text{Duty}}$.

Caution: Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality ★ of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

RECOMMENDED OPERATING RANGE ($V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$, $T_a = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Item	Symbol	Conditions Note		MIN.	TYP.	MAX.	Unit
Supply Voltage	V _{DD1}	fx = 1 MHz High-speed mode (16 μ s)		2.0	3.0	5.5	
	V_{DD2}	V_{DD2} fx = 4 MHz	Normal mode (8 μs)	2.0	3.0	5.5	V
	V _{DD3}	IX = 4 IVITIZ	High-speed mode (4 μs)	2.2	3.0	5.5	
	V _{DD4}	fx = 8 MHz	High-speed mode (2 μs)	3.5	5.0	5.5	
Oscillation Frequency	fx			1.0	4.0	8.0	MHz

Note: Figures in parentheses indicate instruction execution time.

*



SYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS (Ta = -40 to +85°C, VDD = 2.0 to 5.5 V)

Oscillator	Recommended Constants	ltem	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic Oscillator	XIN XOUT	Oscillation frequency (f _x) Note 1		1.0	4.0	8.0	MHz
	T - T	Oscillation stabilization time ^{Note 2}	After Vod has reached MIN value of oscillation voltage range			4	ms
Crystal Oscillator	X _{IN} X _{OUT}	Oscillation frequency (f _x) Note 1		1.0	4.0	8.0	MHz
		Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V			10	ms
						30	ms

Note 1: The oscillation frequency indicates only the characteristics of the oscillation circuit.

2: The oscillation stabilization time is the time required for oscillation to stabilize after VDD has been applied or the STOP mode has been released.

Caution: Wire the shaded portion in the above figures as follows to prevent adverse influence of wiring capacitance when the system clock oscillation circuit is used:

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not place the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground of the capacitor of the oscillation circuit at the same potential as GND. Do
 not ground the capacitor to a ground pattern through which a high current flows.
- · Do not extract a signal from the oscillation circuit.



DC CHARACTERISTICS (VDD = 2.0 to 5.5 V, $T_a = -40$ to +85 °C)

Item	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
	V _{IH1}	RESET, INT pin	0.8V _{DD}		V _{DD}	V	
	V _{IH2}	P0A, P0B		0.7V _{DD}		V _{DD}	V
High-Level Input Voltage	V _{IH3}	P0E	2.0 V ≤ V _{DD} < 3.0 V	V _{DD} -0.3		V _{DD}	V
	VIH4	P0E	$3.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	V _{DD} -0.5		V _{DD}	V
	V _{IH5}	XIN		0.8V _{DD}		V _{DD}	V
	VIL1	RESET, INT pins		0		0.2V _{DD}	V
	VIL2	P0A, P0B		0		0.3V _{DD}	V
Low-Level Input Voltage	VIL3	P0E		0		0.35V _{DD}	V
	VIL4	XIN		0		0.2V _{DD}	V
High-Level Output Voltage	Vон	P0E, REM	Iон = −0.5 mA	V _{DD} -0.3		V _{DD}	V
Low-Level Output Voltage	V _{OL1}	P0C, P0D, REM, WDOUT	IoL = 0.5 mA	0		0.3	V
	V _{OL2}	P0E	IoL = 1.5 mA	0		0.3	V
High-Level Input Current	Іін	XIN	VIH = VDD			20	μΑ
Low-Level Input Current	lı∟	XIN	VIL = 0 V			-20	μΑ
High-Level Input Leakage Current	Ішн	INT, RESET, POA, POB, POE	VIH = VDD			3.0	μΑ
	ILIL1	INT	VIL = 0 V			-3.0	μ A
Low-Level Input Leakage Current	ILIL2	P0E	VIL = 0 V w/o pull-up resistor			-3.0	μΑ
High-Level Output Current	Іон	REM	VoH = 1.0 V, VDD = 3 V	-6.0	-13.0	-24.0	mA
High-Level Output Leakage Current	Ісон	POC, POD, POE, WDOUT	Voh = Vdd			3.0	μΑ
	ILOL1	WDOUT	Vol = 0 V			-3.0	μΑ
Low-Level Output Leakage Current	ILOL2	P0E	Vol = 0 V w/o pull-up resistor			-3.0	μΑ
	_		V _{DD} = 3 V ± 10 %	25	50	100	kΩ
	Ru1	RESET, POE	V _{DD} = 5 V ± 10 %	25	50	100	kΩ
Internal Pull-Up Resistor	-	Do A. Do C	V _{DD} = 3 V ± 10 %	100	200	400	kΩ
	Ru2	P0A, P0B VDD = 5 V ± 10 %	100	200	400	kΩ	
Low-Voltage Detector Voltage	V _D T	WDOUT = Low lev	el, Vdt = Vdd	0.5	1.4	2.0	V

*



★ DC CHARACTERISTICS (VDD = 2.0 to 5.5 V, Ta = -40 to +85 °C)

Item	Symbol	Conditions				TYP.	MAX.	Unit
	I _{DD1}	fx = 8 MHz	Operating mode (High-speed mode)	$V_{DD} = 5 V \pm 10 \%$		3.8	7.6	mA
	I _{DD2}	fx = 8 MHz	HALT mode	$V_{DD} = 5 V \pm 10 \%$		2.6	5.2	mA
			Operating mode	$V_{DD} = 5 \text{ V} \pm 10 \%$		2.3	4.6	mA
			(High-speed mode)	V _{DD} = 3 V ± 10 %		1.2	2.5	mA
	IDD3	fx = 4 MHz	Operating mode	$V_{DD} = 5 V \pm 10 \%$		2.0	4.0	mA
			(Normal mode)	$V_{DD} = 3 V \pm 10 \%$		1.0	2.0	mA
				V _{DD} = 2.0 to 2.2 V		0.55	1.1	mA
				$V_{DD} = 5 V \pm 10 \%$		1.8	3.6	mA
	I _{DD4}	fx = 4 MHz	HALT mode	$V_{DD} = 3 V \pm 10 \%$		1.0	2.0	mA
				V _{DD} = 2.0 to 2.2 V		0.5	1.0	mA
Committee Committee	l	f. 1 NALL-	Operating mode (High-speed mode)	$V_{DD} = 3 V \pm 10 \%$		0.7	2.1	mA
Supply Current	I _{DD5}	fx = 1 MHz		V _{DD} = 2.0 to 2.2 V		0.3	0.9	mA
	lass	fx = 1 MHz	MHz HALT mode	$V_{DD} = 3 V \pm 10 \%$		0.6	1.8	mA
	IDD6	TX = 1 IVIHZ		V _{DD} = 2.0 to 2.2 V		0.2	0.6	mA
			STOP mode (Ta = -40 to +85 °C)	$V_{DD} = 5 \text{ V} \pm 10 \%$		1	30	μΑ
	I _{DD7}			V _{DD} = 3 V ± 10 %		1	20	μΑ
				V _{DD} = 2.0 to 2.2 V		1	16	μΑ
				$V_{DD} = 5 V \pm 10 \%$		1	20	μΑ
	IDD8		STOP mode $(Ta = -20 \text{ to } +70 ^{\circ}\text{C})$	V _{DD} = 3 V ± 10 %		1	10	μΑ
				V _{DD} = 2.0 to 2.2 V		1	8	μΑ
			STOP made	$V_{DD} = 5 \text{ V} \pm 10 \%$		1	5	μΑ
	IDD9		STOP mode (Ta = 25 °C)	V _{DD} = 3 V ± 10 %		1	5	μΑ
				V _{DD} = 2.0 to 2.2 V		1	5	μΑ
Data Retention Voltage	VDDR	RESET = Low level or in STOP mode			1.3		5.5	V




AC CHARACTERISTICS ($T_a = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU Clock Cycle Time Note	tcY1	V _{DD} = 3.5 to 5.5 V	1.99		32.2	μs
(Instruction Execution Time)	tcy2	V _{DD} = 2.2 to 5.5 V	3.98		32.2	μs
	tcy3	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$	7.96		32.2	μs
INIT Himb Lovel Width	t _{IOH1}	V _{DD} = 4.5 to 5.5 V	10.0			μs
INT High-Level Width	t _{IOH2}	V _{DD} = 2.0 to 5.5 V	50.0			μs
INT Low-Level Width	t _{IOL1}	V _{DD} = 4.5 to 5.5 V	10.0			μs
INT Low-Level Width	t _{IOL2}	V _{DD} = 2.0 to 5.5 V	50.0			μs
RESET Low-Level Width	t RSL1	V _{DD} = 4.5 to 5.5 V	10.0			μs
NESET LOW-Level Width	trsl2	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$	50.0			μs

Note: CPU clock cycle time (instruction execution time) is determined depending on the connected oscillation frequency and SYSCK (RF: address 02H) in the register file.

The following figure shows CPU clock cycle time toy characteristics versus supply voltage VDD.





DC PROGRAMMING CHARACTERISTICS (Ta = 25° C, Vdd = 6.0 ± 0.25 V, Vpp = 12.5 ± 0.3 V)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High Loyal Input Valtage	V _{IH1}	Other than CLK	0.7 V _{DD}		V _{DD}	V
High-Level Input Voltage	V _{IH2}	CLK	V _{DD} -0.5		V _{DD}	V
Low-Level Input Voltage	V _{IL1}	Other than CLK	0		0.3 V _{DD}	V
Low-Level Input voltage	V _{IL2}	CLK	0		0.4	V
Input Leakage Current	Li	VIN = VIL OF VIH			10	μΑ
High-Level Output Voltage	Vон	lон = −1 mA	V _{DD} -1.0			V
Low-Level Output Voltage	Vol	loL = 1.6 mA			0.4	V
VDD Supply Current	IDD				30	mA
VPP Supply Current	IPP	MD0 = VIL, MD1 = VIH			30	mA

Caution 1: VPP must not exceed +13.5 V, including the overshoot.

2: Apply VDD before VPP and disconnect it after VPP.



AC PROGRAMMING CHARACTERISTICS (Ta = 25° C, Vdd = 6.0 ± 0.25 V, Vpp = 12.5 ± 0.3 V)


ltem	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address Setup Time Note 2 (vs.MD0↓)	tas	tas		2			μs
MD1 Setup Time (vs. MD0↓)	t _{M1S}	toes		2			μs
Data Setup Time (vs. MD0↓)	tos	tos		2			μs
Address Hold Time Note 2 (vs.MD0↑)	t AH	tан		2			μs
Data Hold Time (vs. MD0↑)	t DH	tон		2			μs
MD0 ↑→ Data Output Float Delay Time	t DF	t DF		0		130	ns
V _{PP} Setup Time (vs. MD3↑)	tvps	tvps		2			μs
V _{DD} Setup Time (vs. MD3↑)	tvds	tvcs		2			μs
Initial Program Pulse Width	tpw	tpw		0.95	1.0	1.05	ms
Additional Program Pulse Width	topw	topw		0.95		21.0	ms
MD0 Setup Time (vs. MD1↑)	tmos	tces		2			μs
MD0 ↓→ Data Output Delay Time	tov	tov	MD0 = MD1 = VIL			1	μs
MD1 Hold Time (vs. MD0↑)	tм1H	t oeh	t 50.00	2			μs
MD1 Recovery Time (vs. MD0↓)	t _{M1R}	tor	tm1H + tm1R ≥ 50 μs	2			μs
Program Counter Reset Time	t PCR	_		10			μs
CLK Input High-/Low- Level Width	txH,txL	_		0.125			μs
CLK Input Frequency	fx	_				4.19	MHz
Initial Mode Set Time	tı	_		2			μs
MD3 Setup Time (vs. MD1↑)	tмзs	_		2			μs
MD3 Hold Time (vs. MD1↓)	tмзн	_		2			μs
MD3 Setup Time (vs. MD0↓)	t _{M3SR}	_	When data is read from program memory	2			μs
Address Note 2 → Data Output Delay Time	t DAD	tacc	When data is read from program memory	2			μs
Address Note 2 → Data Output Hold Time	thad	tон	When data is read from program memory	0		130	ns
MD3 Hold Time (vs. MD0↑)	tмзнг	_	When data is read from program memory	2			μs
MD3 $\downarrow \rightarrow$ Data Output Float Delay Time	t DFR	_	When data is read from program memory	2			μs
Reset Setup Time	tres			10			μs

Note 1: These symbols are the corresponding μ PD27C256A symbols.

2: The internal address is incremented by 1 at the third falling edge of CLK (with four clocks constituting as one cycle). The internal address is not connected to any pin.




PROGRAM MEMORY WRITE TIMING



Remarks: Broken line indicates high impedance.


PROGRAM MEMORY READ TIMING





5. PACKAGE DRAWINGS

28 PIN PLASTIC SOP (375 mil)




NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
А	18.07 MAX.	0.712 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
Е	0.1±0.1	0.004±0.004
F	2.9 MAX.	0.115 MAX.
G	2.50	0.098
Н	10.3±0.3	0.406+0.012
I	7.2	0.283
J	1.6	0.063
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	0.031+0.009
М	0.12	0.005
N	0.15	0.006



28 PIN PLASTIC SHRINK DIP (400 mil)







NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	28.46 MAX.	1.121 MAX.
В	2.67 MAX.	0.106 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	10.16 (T.P.)	0.400 (T.P.)
L	8.6	0.339
М	0.25 ^{+0.10} _{-0.05}	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°

S28C-70-400B-1



6. RECOMMENDED SOLDERING CONDITIONS

For the μ PD17P218, soldering must be performed under the following conditions.

For details of recommended conditions for surface mounting, refer to information document "Semiconductor device mounting technology manual" (IEI-1207).

For other soldering methods, please consult with NEC sales personnel.

Table 6-1 Soldering Conditions of Surface-Mount Type

 μ PD17P218GT: 28-pin plastic SOP (375 mil)

Soldering Method	Soldering Conditions	Recommended Condi- tions Reference Code
Infrared Reflow	Package peak temperature: 230 °C, Time: 30 seconds max. (more than 210 °C), Number of soldering operations: 1, Maximum number of days: 3 days Note (Afterwards, 20 hours prebaking at 125 °C is required)	IR30-203-1
Pin Partial Heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per side)	_

Note: This means the number of days after unpacking the dry pack. Storage conditions are 25 $^{\circ}$ C and 65 $^{\circ}$ C RH max.

Caution: Do not use one soldering method in combination with another. (However, pin partial heating can be performed with other soldering methods.)

Table 6-2 Soldering Conditions of Through-Hole Type

 μ PD17P218CT: 28-pin plastic shrink DIP (400 mil)

Soldering Method	Soldering Conditions
Wave Soldering (Only for lead part)	Solder bath temperature: 260 °C max., Time: 10 seconds max.
Pin Partial Heating	Pin temperature: 300 °C max., Time: 10 seconds max.

Caution: The wave soldering must be performed at the lead part only. Note that the solder must not be directly contacted to the package body.



\star APPENDIX A. FUNCTION OF μ PD17215 SUB-SERIES PRODUCTS

ltem Product	μPD17215	μPD17216	μPD17217	μPD17218	μPD17P218	
ROM Capacity	4K bytes (2048 x 16) (mask ROM)	8K bytes (4096 x 16) (mask ROM)	12K bytes (6144 x 16) (mask ROM) 16K bytes (8192 x 10) (mask ROM)		16K bytes (8192 x 16) (one-time PROM)	
RAM Capacity	111 x	111 x 4 bits 223 x 4 bits				
Infrared Remote Controller Carrier Generator Circuit (REM)	Provided (without LED output)					
Number of I/O Ports			20			
External Interrupt (INT)		1 (rising	g-edge, falling-edge	detection)		
Timer		2 channels { 8-bit modulo timer : 1 channel Basic interval timer: 1 channel				
Watchdog Timer	Provided (WDOUT output)					
Low-Voltage Detector Circuit ^{Note}	Provided (WDOUT output)					
Serial Interface	None					
Stack	5 levels (3 levels of multiplexed interrupts)					
Instruction Execution Time	2 μ s (8-MHz ceramic oscillator: high-speed mode) 4 μ s (4-MHz ceramic oscillator: high-speed mode) 16 μ s (1-MHz ceramic oscillator: high-speed mode)					
Operation of P0C and P0D in Standby Mode	Retain output level immediately before standby mode					
Operating Voltage Range	2.2 to 5.5 V (4 MHz, high-speed mode)					
Standby Function	STOP mode, HALT mode					
Package		28-pin plastic SOP (375 mil) 28-pin plastic shrink DIP (400 mil)				

Note: Although the circuit configuration of the low-voltage detection circuit is identical, its electrical specifications differ depending on the product.



APPENDIX B. DEVELOPMENT TOOLS

To develop the programs for the μ PD17P218, the following development tools are available:

Hardware

Name	Remarks
In-Circuit Emulator IE-17K, IE-17K-ET Note 1, EMU-17K Note 2	IE-17K, IE-17K-ET, and EMU-17K are the in-circuit emulators used in common with the 17K series microcomputer. IE-17K and IE-17K-ET are connected to a PC-9800 series or IBM PC/AT TM as the host machine with RS-232C. EMU-17K is inserted into the expansion slot of a PC-9800 series. By using these in-circuit emulators with a system evaluation board corresponding to the microcomputer, the emulators can emulate the microcomputer. A higher level debugging environment can be provided by using man-machine interface SIMPLEHOST TM . EMU-17K also has a function by which you can check the contents of data memory real-time.
SE Board (SE-17215)	This is an SE board for μ PD17215 sub-series. It can be used alone to evaluate a system or in combination with an in-circuit emulator for debugging.
Emulation Probe (EP-17K28CT)	EP-17K28CT is an emulation probe for 17K series 28-pin shrink DIP (400mil).
Emulation Probe (EP-17K28GT)	EP-17K28GT is an emulation probe for 17K series 28-pin SOP (375 mil). When used with EV-9500GT-28 Note 3, it connects an SE board to the target system.
Conversion Adapter (EV-9500GT-28 Note 3)	EV-9500GT-28 is a conversion adapter for 28-pin SOP (375 mil) and is used to connect EP-17K28GT to the target system.
PROM Programmer (AF-9703 Note 4, AF-9704 Note 4, 5, AF-9706 Note 4)	AF-9703, AF-9704, and AF-9706 are PROM programmers corresponding to μ PD17P218. By connecting program adapter AF-9808J or AF-9808H to this PROM programmer, μ PD17P218 can be programmed.
Program Adapter (AF-9808JNote 4, AF-9808H Note 4)	AF-9808J and AF-9808H are adapters that is used to program μ PD17P218CT and μ PD17P218GT respectively, and is used in combination with AF-9703, AF-9704, or AF-9706.

- Note 1: Low-cost model: External power supply type
 - 2: This is a product from IC Corp. For details, consult IC Corp.
 - 3: Two EV-9500GT-28s are supplied with the EP-17K28GT. Five EV-9500GT-28s are optionally available as a set.
 - 4: These are products from Ando Electric. For details, consult Ando Electric.
 - 5: Maintenance product (This is no longer produced.)



Software

Name	Outline	Host Machine	os r	Media	Supply	Order Code	
	AS17K is an assembler that can be used in common with		MST	oos TM	5" 2HD	μS5A10AS17K	
17K Series Assembler	the 17K series products. When developing the pro-	series	IVI3-L	M3-D03		μS5A13AS17K	
(AS17K)	gram of the µPD17P218, AS17K is used in combination with a device file (AS17215, AS17216, AS17217, or	IBM PC/AT	PC D	oos TM	5" 2HC	μS7B10AS17K	
	AS17218).	IBIVI PC/AT	PC D	03	3.5" 2HC	μS7B13AS17K	
	AS1/215, AS1/216, AS1/217, and AS17218 are device files for μPD17215, 17216, 17217,	PC-9800	PC-9800	MC	-DOS	5" 2HD	μS5A10AS17215 Note
Device File a for AS17215		series	1000-000		3.5" 2HD	μS5A13AS17215 Note	
AS17216 AS17217 AS17218			PC DOS		5" 2HC	μS7B10AS17215 Note	
					3.5" 2HC	μS7B13AS17215 Note	
	CIMPLEHOCT : forman	PC-9800	MC DOC		5" 2HD	μS5A10IE17K	
Support Software	SIMPLEHOST is a software package that enables man-machine interface on the Windows TM when a program	kage that enables man- chine interface on the	MS-DOS	10	3.5" 2HD	μS5A13IE17K	
(SIMPLE- HOST)	is developed by using an incircuit emulator and a		PC DOS	Windows	5" 2HC	μS7B10IE17K	
	personal computer.	IBM PC/AT	FC DOS		3.5" 2HC	μS7B13IE17K	

Note: μ S×××AS17215 includes AS17215, AS17216, AS17217, and AS17218.

Remarks: The corresponding OS versions are as follows:

os	Version
MS-DOS	Ver. 3.30 to Ver. 5.00A Note
PC DOS	Ver. 3.1 to Ver. 5.0 Note
Windows	Ver. 3.0 to Ver. 3.1

Note: Ver. 5.00/5.00A of MS-DOS and Ver. 5.0 of PC DOS have a task swap function, but this function cannot be used with this software.



NOTES FOR CMOS DEVICES –

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

SIMPLEHOST is a trademark of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.