

4-BIT SINGLE-CHIP MICROCONTROLLER WITH ON-CHIP HARDWARE FOR TV SYSTEMS

The μ PD17P068 is a one-time PROM version of the μ PD17068 that has on-chip mask ROM.

The μ PD17P068, which can be programmed only once, is suited for testing during development of μ PD17068 systems and limited production runs.

Use this data sheet together with μ PD17068 documents.

The μ PD17P068 does not provide a level of reliability intended for mass production of the customer's products. Use it only for functional evaluation when experimenting or doing product trial tests.

FEATURES

- Compatible with the μ PD17068
- One-time PROM : 12160 \times 16 bits
- Operating voltage : $V_{DD} = 5\text{ V} \pm 10\%$

ORDERING INFORMATION

Part Number	Package
μ PD17P068GF-3BA	100-pin plastic QFP (14 \times 20mm)


The information in this document is subject to change without notice.

FUNCTIONAL OUTLINE

Item	Part Number	μPD17068	μPD17P068
Program memory (ROM)		Mask ROM	One-time PROM
		<ul style="list-style-type: none"> • 12160 × 16 bits Table reference area: 12160 × 16 bits 	
Character ROM (CROM)		<ul style="list-style-type: none"> • 6144 × 16 bits 	
Data memory (RAM)		<ul style="list-style-type: none"> • 1007 × 4 bits (including area serving also as VRAM) Data buffer: 4 × 4 bits, general register: 16 × 4 bits 	
Video RAM (VRAM)		<ul style="list-style-type: none"> • 672 × 4 bits (also used as data memory (RAM)) 	
System register		<ul style="list-style-type: none"> • 12 × 4 bits 	
Register file		<ul style="list-style-type: none"> • 12 × 4 bits 	
General port register		<ul style="list-style-type: none"> • 12 × 4 bits 	
Instruction execution time		<ul style="list-style-type: none"> • 2 μs (when using 8-MHz crystal resonator) 	
Stack levels		<ul style="list-style-type: none"> • 12 levels (stack manipulation possible) 	
General ports		<ul style="list-style-type: none"> • I/O ports : 19 • Input ports : 4 • Output ports : 21 	
IDC (Image Display Controller)		<ul style="list-style-type: none"> • Number of displayable characters : 192 characters max. per screen (up to 350 characters with program) • Display format : 16 × 16-dot mode 15 lines × 24 columns : 14 × 16-dot mode 17 lines × 24 columns • Character types : 255 types (user programmable) • Character format : 16 × 16 dots and 14 × 16 dots selectable (2 dots can be placed between characters) • Color : 15 colors • Character size : Vertical : 16 sizes (specifiable for each line) Horizontal : 24 sizes (specifiable for each character) 	
Serial interface		<ul style="list-style-type: none"> • 2 systems Serial interface 0 (compatible with 2-wire system, 3-wire system and I²C Bus) Serial interface 1 (3-wire system) 	
D/A converter		<ul style="list-style-type: none"> • 8 bits × 9 channels (PWM output, 12.5 V max.) 	
A/D converter		<ul style="list-style-type: none"> • 6 bits × 8 channels (successive approximation by software) 	
Interrupt		<ul style="list-style-type: none"> • 10 channels (maskable interrupt) External interrupt : 3 channels (INT₀, INT_{NC}, $\overline{V_{SYNC}}$, $\overline{H_{SYNC}}$) Internal interrupt : 7 channels (timer 0, 1, serial interface 0, 1, basic timer 2, VRAM pointer, timer 0 overflow) 	


Item \ Part Number	μPD17068	μPD17P068
Timer	Timer 0 : 10 μs to 204.75 ms (interrupt) Timer 1 : 1 μs to 256 ms (interrupt) Basic timer 0 : 1, 5, 100 ms (carry) Basic timer 1 : 125 μs, 1 ms, 5 ms, 100 ms, external (carry) Basic timer 2 : 125 μs, 1 ms, 5 ms, 100 ms, external (interrupt) Watch timer : Date, Hour, Minute, Second (counter)	
Reset	<ul style="list-style-type: none"> • Power-on reset • Reset with CE pin (CE pin: Low level → High level) • Power interruption detection 	
Supply voltage	V _{DD} = 5 V ± 10 %	
Package	100-pin plastic QFP (14 × 20 mm)	

BLOCK DIAGRAM




PIN CONFIGURATION (Top View)

(1) Normal operation mode



(2) PROM programming mode



Caution Contents in parentheses indicate how to handle unused pins in PROM programming mode.

L: Connect to GND via a resistor (470 Ω) separately.

OPEN: Leave unconnected.

PIN IDENTIFICATIONS

ADC ₀ -ADC ₇	: A/D converter input	P1C ₀ -P1C ₃	: Port 1C
BLANK	: Blanking signal output	P1D ₀ -P1D ₃	: Port 1D
BLUE	: Character signal output	P2A ₀	: Port 2A
CE	: Chip enable	P2B ₀ -P2B ₃	: Port 2B
CKOUT	: Watch timer adjustment output	P2C ₀ -P2C ₃	: Port 2C
CLK	: Address update clock input	P2D ₀ -P2D ₂	: Port 2D
D ₀ -D ₇	: Data input/output	PSC	: Pulse swallow control output
EO	: Error out	PWM ₀ -PWM ₈	: Pulse-width modulation output
GND ₀ -GND ₂	: Ground	RED	: Character signal output
GREEN	: Character signal output	RLS _{STP}	: Clock stop release signal input
HSCNT	: Horizontal synchronizing signal counter input	$\overline{\text{SCK}}_0, \overline{\text{SCK}}_1$: Shift clock input/output
$\overline{\text{HSYNC}}$: Horizontal synchronizing signal input	SCL	: Shift clock input/output
I	: Character signal output	SDA	: Serial data input/output
INT ₀ , INT _{NC}	: External interrupt request signal input	SI ₀ , SI ₁	: Serial data input
MD ₀ -MD ₃	: Operation mode select	SO ₀ , SO ₁	: Serial data output
NC	: No connection	TMIN	: Event input of basic timer 1 or 2
OSC _{IN} , OSC _{OUT}	: LC oscillation for IDC	VCO	: Local oscillation input
P0A ₀ -P0A ₃	: Port 0A	V _{DD0} , V _{DD1}	: Positive power supply
P0B ₀ -P0B ₃	: Port 0B	V _{PP}	: Program voltage application
P0C ₀ -P0C ₃	: Port 0C	$\overline{\text{VSYNC}}$: Vertical synchronizing signal input
P0D ₀ -P0D ₃	: Port 0D	X _{IN} , X _{OUT}	: Main clock oscillation
P1A ₀ -P1A ₃	: Port 1A	X _{TIN} , X _{TOUT}	: Watch timer oscillation
P1B ₀ -P1B ₃	: Port 1B		

CONTENTS

1. PIN FUNCTIONS 9

 1.1 Normal Operation Mode 9

 1.2 PROM Programming Mode 13

 1.3 Pin Equivalent Circuits 14

 1.4 Handling of Unused Pins 19

 1.5 Notes on Using the CE and INT_{NC} Pins (Only in Normal Operation Mode) 21

2. WRITE, READ, AND VERIFY OF ONE-TIME PROM (PROGRAM MEMORY) 22

 2.1 Operation Modes in Program Memory Write/Read/Verify 23

 2.2 PROM Write Procedure 24

 2.3 PROM Read Procedure 25

3. ELECTRICAL SPECIFICATIONS 26

4. PACKAGE DRAWING 31

APPENDIX DEVELOPMENT TOOLS 32

1. PIN FUNCTIONS

1.1 Normal Operation Mode

(1) Port pins

Pin Name	Description	I/O	Output Type	When Reset	Shared by
P0A ₀	4-bit I/O port. These pins serve as a bit-selectable 4-bit input/output port. All these pins are set to input pins when power (V _{DD}) is turned on, when clock is stopped, or when reset signal is input to the CE pin.	I/O	N-ch open drain	Input	SDA
P0A ₁					SCL
P0A ₂			CMOS push-pull		$\overline{\text{SCK}}_0$
P0A ₃					SO ₀
P0B ₀	4-bit I/O port. These pins serve as a bit-selectable 4-bit input/output port. All these pins are set to input pins when power (V _{DD}) is turned on, when clock is stopped, or when reset signal is input to the CE pin.	I/O	CMOS push-pull	Input	SI ₀
P0B ₁					—
P0B ₂					I
P0B ₃					HSCNT
P0C ₀ P0C ₃	These pins serve as a 4-bit output port. The output state of each pin is undefined after power (V _{DD}) is turned on.	O	CMOS push-pull	Undefined output	—
P0D ₀	These pins serve as a 4-bit input port.	I	—	Input with pull-down resistor	ADC ₁ /XT _{OUT}
P0D ₁					ADC ₂ /XT _{IN}
P0D ₂					ADC ₃
P0D ₃					ADC ₄
P1A ₀ P1A ₃	These pins serve as a 4-bit output port.	O	N-ch open-drain Middle voltage, high current	Undefined output	—
P1B ₀	4-bit I/O port. These pins serve as a bit-selectable 4-bit input/output port.	I/O	CMOS push-pull	Input	—
P1B ₁					CKOUT
P1B ₂					RLS _{STP}
P1B ₃					TMIN
P1C ₀ P1C ₂	4-bit I/O port. These pins serve as 4-bit-selectable 4-bit I/O port.	I/O	CMOS push-pull	Input	ADC ₅ ADC ₇
P1C ₃					—
P1D ₀ P1D ₃	These pins serve as a 4-bit output port.	O	CMOS push-pull	Undefined output	—
P2A ₀	This pin serves as a 1-bit output port.	O	N-ch open-drain Middle voltage	Undefined output	PWM ₈
P2B ₀ P2B ₃	These pins serve as a 4-bit output port.	O	N-ch open-drain Middle voltage	Undefined output	PWM ₄ PWM ₇
P2C ₀ P2C ₃	These pins serve as a 4-bit output port.	O	N-ch open-drain Middle voltage	Undefined output	PWM ₀ PWM ₃
P2D ₀	These pins serve as a bit-selectable 3-bit input/output port. All these pins are set to input pins when power (V _{DD}) is turned on, when clock is stopped, or when reset signal is input to the CE pin.	I/O	CMOS push-pull	Input	$\overline{\text{SCK}}_1$
P2D ₁					SO ₁
P2D ₂					SI ₁

(2) Non-port pins

Pin Name	Description	I/O	Output Type	When Reset	Shared by
EO	This pin outputs signals from the charge pump of the PLL frequency synthesizer. If the frequency divided from the local oscillator (VCO) frequency is higher (lower) than the reference frequency, high (low) level is output from this pin, respectively. When the two frequencies match, this pin is placed in the high-impedance state.	O	CMOS 3-state	High-impedance	—
PSC	This pin outputs pulse swallow control signal. This signal switches division ratio for the dedicated prescaler μPB595.	O	CMOS push-pull	Output	—
VCO	This pin is the input of the local oscillator. The output signal coming from the local oscillator (VCO) in the tuner and divided by the dedicated prescaler μPB595 should be input to this pin, where the μPB595 is a two-module prescaler capable of frequency division up to 1 GHz.	I	—	Internally pulled down	—
HSCNT	This pin is the input of the H sync signal counter.	I	—	Input	P0B ₃
BLANK	This active-high pin outputs blanking signals to delete video signals.	O	CMOS push-pull	Low level output	—
RED	This active-high pin outputs character data that correspond the R signal (one of the RGB signals of IDC).	O	CMOS push-pull	Low level output	—
GREEN	This active-high pin outputs character data that correspond the G signal (one of the RGB signals of IDC).	O	CMOS push-pull	Low level output	—
BLUE	This active-high pin outputs character data that correspond the B signal (one of the RGB signals of IDC).	O	CMOS push-pull	Low level output	—
I	This pin outputs character data that correspond the I signal of IDC.	O	CMOS push-pull	Input	P0B ₂
$\overline{H}_{\text{SYNC}}$	The H sync signals for IDC should be input to this pin in an active-low manner.	I	—	Input	—
$\overline{V}_{\text{SYNC}}$	The V sync signals for IDC should be input to this pin in an active-low manner.	I	—	Input	—
OSC _{IN}	These are the input and output pins of the LC oscillation circuit for IDC. Adjust the oscillation frequency to 10 MHz.	—	—	—	—
OSC _{OUT}					
ADC ₀	These are the analog input pins of the 6-bit resolution A/D converter.	I	—	Input	P0D ₀ /XT _{OUT}
ADC ₁					
ADC ₂	These are the analog input pins of the 6-bit resolution A/D converter.	I	—	Input	P0D ₁ /XT _{IN}
ADC ₃					P0D ₂
ADC ₄					P0D ₃
ADC ₅					P1C ₀
ADC ₆ ADC ₇					P1C ₂

Pin Name	Description	I/O	Output Type	When Reset	Shared by
PWM ₀ PWM ₃	These are the output pins of the 8-bit resolution D/A converter.	O	N-ch open-drain Middle-voltage	Low-level output or high impedance	P2C ₀ P2C ₃
PWM ₄ PWM ₇					P2B ₀ P2B ₃
PWM ₈					P2A ₀
TMIN	This pin is the input of basic timer 1 or 2.	I	—	Input	P1B ₃
XT _{IN}	A 32.768-kHz crystal resonator for watch timer operation should be connected to these pins.	—	—	—	P0D ₁ /ADC ₂
XT _{OUT}					P0D ₀ /ADC ₁
CKOUT	This pin outputs the signal to control the watch timer.	O	CMOS push-pull	Input	P1B ₁
\overline{SCK}_0	These pins input and output shift clocks.	I/O	CMOS push-pull	Input	P0A ₂
\overline{SCK}_1					P2D ₀
SI ₀	These pins input serial data.	I	—	Input	P0B ₀
SI ₁					P2D ₂
SO ₀	These pins output serial data.	O	CMOS push-pull	Input	P0A ₃
SO ₁					P2D ₁
SCL	These pins input and output shift clocks.	I/O	N-ch open-drain	Input	P0A ₁
SDA	These pins input and output serial data.	I/O	N-ch open-drain	Input	P0A ₀
INT ₀	This pin inputs interrupt request signal from external device. An interrupt request is issued at the rising or falling edge of the input signal applied to this pin.	I	—	Input	—
INT _{NC}	This pin inputs interrupt request signal with noise canceller. Using this pin to input signals with noise such as commands from a remote control unit simplifies programming processes. The interrupt request issuing timing is programmable to either rising or falling edge of the input signal to this pin.	I	—	Input	—

Pin Name	Description	I/O	Output Type	When Reset	Shared by
CE	<p>This pin selects a device to be activated, or resets this device.</p> <p>(1) Use as input of device selection signal When CE=high, PLL synthesizer and IDC operate. When CE=low, their operation are disabled (stops).</p> <p>(2) Use as reset input When CE changes from low to high, this device is reset in synchronization with the carry FF operation for the internal basic interval timer 0.</p>	I	—	Input	—
RLS _{STP}	This pin inputs the clock stop release signal.	I	—	Input	P1B ₂
X _{IN}	An 8-MHz crystal resonator for main clock generation should be connected to these pins.	—	—	—	—
X _{OUT}					
V _{DD0}	<p>These pins supply positive power voltage for this device. The power supply voltage of 5 V ± 10 % should be applied to these pins when all functions operate. When IDC is disabled, the voltage range from 4.0 to 5.5 V is allowed. When clock is stopped, the applied voltage to these pins may be lowered down to 2.5 V. Because this device internally has the power-on reset circuit, the voltages applied to these pins are changed from 0 to 4.0 V, system reset sequence is started and the program is implemented from address 0H. To assure normal operations of the power-on reset circuit, the rise time from 0 to 4.0 V should be shorter than 500 ms.</p>	—	—	—	—
V _{DD1}					
GND ₀ GND ₂	These pins supply the ground level for this device.	—	—	—	—
NC	This pin should be left unconnected.	—	—	—	—


1.2 PROM Programming Mode

Pin Name	Description	I/O	Output Type
D ₀ D ₇	8-bit data input/output pins used in program memory write, read, verify modes.	I/O	CMOS push-pull
MD ₀ MD ₃	Input pins that select an operation mode in program memory write, read, verify modes.	I	—
CLK	Clock input for address update in program memory write, read, verify modes.	I	—
V _{PP}	Programming voltage (+12.5 V) application pin in program memory write, read, verify modes.	—	—
V _{DD0}	Positive power supply. +5 V should be applied to these pins in program memory write, read, verify modes.	—	—
V _{DD1}			
GND ₀ GND ₂	Ground pin	—	—


Remark The other pins are not used in the PROM programming mode. How to handle the other pins are described in the section "**PIN CONFIGURATION (2) PROM programming mode**".

1.3 Pin Equivalent Circuits


- (1) P0A (P0A₃/SO₀, P0A₂/ $\overline{\text{SCK}}_0$)
 - P0B (P0B₂/I, P0B₁, P0B₀/SI₀)
 - P1B (P1B₂/RLS_{STP}, P1B₁/CKOUT, P1B₀)
 - P1C (P1C₃, P1C₂/ADC₇, P1C₁/ADC₆, P1C₀/ADC₅)
- } (Input/output)




- (2) P2D (P2D₂/SI₁, P2D₁/SO₁, P2D₀/ $\overline{\text{SCK}}_1$) : (Input/output)




(3) P0A (P0A₁/SCL, P0A₀/SDA) : (Input/output)




(4) P0C (P0C₃, P0C₂, P0C₁, P0C₀)
 P1D (P1D₃, P1D₂, P1D₁, P1D₀)
 RED, GREEN, BLUE, BLANK
 PSC } (Output)




(5) P1A (P1A₃, P1A₂, P1A₁, P1A₀)
 P2A (P2A₀/PWM₈)
 P2B (P2B₃/PWM₇, P2B₂/PWM₆, P2B₁/PWM₅, P2B₀/PWM₄)
 P2C (P2C₃/PWM₃, P2C₂/PWM₂, P2C₁/PWM₁, P2C₀/PWM₀) } (Output)




(6) P0D (P0D₃/ADC₄, P0D₂/ADC₃, P0D₁/ADC₂/XT_{IN}, P0D₀/ADC₁/XT_{OUT}) : (Input)




(7) ADC₀ : (Input)




(8) P0B₃/HSCNT : (Input/output)



(9) P1B₃/TMIN : (Input/output)




(10) \overline{H}_{SYNC} , \overline{V}_{SYNC} , CE, INT₀, INT_{NC} : (Schmitt triggered input)




(11) X_{IN} , OSC_{IN} :


X_{OUT} , OSC_{OUT} :



(12) EO : (Output)



(13) VCO : (Input)



1.4 Handling of Unused Pins

The following are recommended for handling unused pins.

Table 1-1. Handling of Unused Pins (1/2)

(a) Port pins

Pin Name	Input/Output Circuit Type	Recommended Handling when in Unused State
P0A ₀ /SDA P0A ₁ /SCL P0A ₂ /SCK ₀ P0A ₃ /SO ₀	Input/output Note 1	Specify a general-purpose input port by software and connect each pin to V _{DD} or GND through a resistor. Note 2
P0B ₀ /SI ₀ P0B ₁ P0B ₂ /I P0B ₃ /HSCNT		
P0C ₀ -P0C ₃	CMOS push-pull output	Open
P0D ₀ /ADC ₁ /XT _{OUT} P0D ₁ /ADC ₂ /XT _{IN} P0D ₂ /ADC ₃ , P0D ₃ /ADC ₄	Input	Individually connect to GND through a resistor. Note 2
P1A ₀ -P1A ₃	N-ch open-drain output	Specify low-level output by software, then open.
P1B ₀ P1B ₁ /CKOUT P1B ₂ /RLS _{STP} P1B ₃ /TMIN	Input/output Note 1	Specify a general-purpose input port by software and connect each pin to V _{DD} or GND through a resistor. Note 2
P1C ₀ /ADC ₅ -P1C ₂ /ADC ₇ P1C ₃		
P1D ₀ -P1D ₃	CMOS push-pull output	Open
P2A ₀ /PWM ₈	N-ch open-drain output	Specify low-level output by software, then open.
P2B ₀ /PWM ₄ -P2B ₃ /PWM ₇		
P2C ₀ /PWM ₀ -P2C ₃ /PWM ₃		
P2D ₀ /SCK ₁ P2D ₁ /SO ₁ P2D ₂ /SI ₁	Input/output Note 1	Specify a general-purpose input port by software and connect each pin to V _{DD} or GND through a resistor. Note 2

Notes 1. Input ports go to input mode when the power supply rises, when the clock stops, and on CE reset.

2. Be careful of the fact that when an external pull-up (connection to V_{DD} through a resistor) or pull-down (connection GND through a resistor) is made, if the pull-up or pull-down is done through a resistor with a high value, because the pin comes near to being in high impedance, the consumed (through) current increases. This also depends on the application circuit, but a typical value for a pull-up or pull-down resistor is a few tens of kΩ.

Table 1-1. Handling of Unused Pins (2/2)

(b) Pins other than ports

Pin Name	Input/Output Circuit Type	Recommended Handling when in Unused State
ADC ₀	Input	Connect to V _{DD} or GND through a resistor. Note
BLANK	Output	Open
BLUE	Output	Open
CE	Input	Connect to V _{DD} through a resistor. Note
EO	Output	Open
GREEN	Output	Open
$\overline{H}_{\text{SYNC}}$	Input	Connect to V _{DD} or GND through a resistor. Note
INT ₀	Input	Connect to V _{DD} or GND through a resistor. Note
INT _{NC}	Input	Connect to V _{DD} or GND through a resistor. Note
OSC _{IN}	Input	Connect to V _{DD} through a resistor. Note
OSC _{OUT}	Output	Open
PSC	Output	Open
RED	Output	Open
VCO	Input with pull-down resistor	Open
$\overline{V}_{\text{SYNC}}$	Input	Connect to V _{DD} or GND through a resistor. Note

Note Be careful of the fact that when an external pull-up (connection to V_{DD} through a resistor) or pull-down (connection GND through a resistor) is made, if the pull-up or pull-down is done through a resistor with a high value, because the pin comes near to being in high impedance, the consumed (through) current increases. This also depends on the application circuit, but a typical value for a pull-up or pull-down resistor is a few tens of k Ω .

1.5 Notes on Using the CE and INT_{NC} Pins (Only in Normal Operation Mode)

In addition to the functions shown in 1.1 **Normal Operation Mode**, the CE pin also has the function of setting a test mode (for IC testing) in which the internal operations of the μPD17P068 are tested.


Also, the INT_{NC} pin has the function of the V_{PP} pin for program memory write/verify.

When a voltage higher than V_{DD} is applied to either of these pins, the test or program memory write/verify mode is set. This means that, even during normal operation, the μPD17P068 may be set in the test mode if noise exceeding V_{DD} is applied.


For example, if the wiring length of the CE or INT_{NC} pin is too long, noise superimposed on the wiring line of the pin may cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

- **Connect diode with low V_F between V_{DD} and CE/INT_{NC} pin**



- **Connect capacitor between V_{DD} and CE/INT_{NC} pin**



2. WRITE, READ, AND VERIFY OF ONE-TIME PROM (PROGRAM MEMORY)

The program memory contained in the μ PD17P068 is the 12160×16 -bit one-time PROM that can electrically be written one time only. This PROM is accessed in 16 bits per word in normal operation mode, and in 8 bits per word in write, read, verify modes. The 16 bits of a word in normal mode are divided into higher 8 bits and lower 8 bits which are assigned to even and odd addresses, respectively.

When the PROM is written, read, or verified, set this device into the PROM mode. In this mode, these pins are used as shown in the table below. Notice that no address input pins are provided. Addresses are automatically updated by the clock signal supplied from the CLK pin.

Table 2-1. Pins Used in Program Memory Write, Read, and Verify Modes

Pin	Function
V_{PP}	Programming voltage (+12.5 V) application
CLK	Address update clock input
MD_0 - MD_3	Operation mode selection
D_0 - D_7	8-bit data input/output
V_{DD0} , V_{DD1}	Power supply voltage (+5 V) application

To write the internal PROM, use the NEC-specified PROM programming equipment (PROM programmer) and program adapter as listed below.

PROM programmer	AF-9703	(Ando Electric Corporation)
	AF-9704	(Ando Electric Corporation)
	AF-9705	(Ando Electric Corporation)
	AF-9706	(Ando Electric Corporation)
Program adapter	AF-9808L	(Ando Electric Corporation)

Remark For details on these PROM programmer and program adapter, consult with Ando Electric Corporation (03-3733-1151 Tokyo, Japan).

2.1 Operation Modes in Program Memory Write/Read/Verify

When +5 V is applied to the V_{DD} pin and +12.5 V is applied to the V_{PP} pin, this device enters the program memory write/read/verify modes. Operation mode is determined by the setting of MD₀ to MD₃ pins as indicated in the table below.

All input pins irrelevant to the program memory write/read/verify operation should be left unconnected or connected to GND via a pull-down resistor of 470 Ω (Refer to the section "PIN CONFIGURATION (2) PROM programming mode). "

Table 2-2. Operation Modes in Program Memory Write/Read/Verify

		Pin States				Operation Mode
V _{PP}	V _{DD}	MD ₀	MD ₁	MD ₂	MD ₃	
+12.5 V	+5 V	H	L	H	L	Program memory address 0 clear
		L	H	H	H	Write
		L	L	H	H	Read, Verify
		H	X	H	H	Program inhibit


Remark X: L or H

2.2 PROM Write Procedure

Data can be written to the PROM in high speeds by using the following procedures.

- (1) Set the pins not used for programming as indicated in section "**PIN CONFIGURATION (2) PROM programming mode.**" Set the CLK pin to low level.
- (2) Supply +5 V to the V_{DD} and V_{PP} pins.
- (3) Provide a 10-μs wait state.
- (4) Program memory address 0 clear mode is entered.
- (5) Supply +6 V to the V_{DD} pin, and +12.5 V to the V_{PP} pin.
- (6) Program inhibit mode is entered.
- (7) Provide write data for 1 ms in write mode.
- (8) Program inhibit mode is entered.
- (9) Use the verify mode to test data. If the data has been written, proceed to (10). If not, repeat steps (7) to (9).
- (10) Provide write data (for additional writing) for 1 ms times the number of repeats performed between steps (7) to (9).
- (11) Program inhibit mode is entered.
- (12) Provide four pulses to the CLK pin to increment the address.
- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Program memory address 0 clear mode.
- (15) Supply +5 V to V_{DD} and V_{PP} pins.
- (16) Turn off the power for this device.

The procedures from (2) to (12) are illustrated in the chart below.




2.3 PROM Read Procedure

Data can be read from the PROM by using the following procedures.

- (1) Set the pins not used for programming as indicated in section "**PIN CONFIGURATION (2) PROM programming mode.**" Set the CLK pin to low level.
- (2) Supply +5 V to the V_{DD} and V_{PP} pins.
- (3) Provide a 10-μs wait state.
- (4) Program memory address 0 clear mode is entered.
- (5) Supply +6 V to the V_{DD} pin, and +12.5 V to the V_{PP} pin.
- (6) Program inhibit mode is entered.
- (7) Use the verify mode to output data. Provide clock pulses to the CLK pin to output the data of an address. The address is automatically incremented every four clock pulses. Repeat the four-pulse cycles until the last address is reached.
- (8) Program inhibit mode is entered.
- (9) Program memory address 0 clear mode.
- (10) Supply +5 V to the V_{DD} and V_{PP} pins.
- (11) Turn off the power for this device.

The procedures from (2) to (9) are illustrated in the chart below.



3. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.0	V
Input voltage	V _I		-0.3 to V _{DD} + 0.3	V
Output voltage	V _O	Except for P1A, P2B, P2C	-0.3 to V _{DD} + 0.3	V
High-level output current	I _{OH}	1 pin	-12	mA
		All pins	-20	mA
Low-level output current	I _{OL1}	1 pin (except for P1A)	12	mA
		All pins (except for P1A)	20	mA
	I _{OL2}	1 pin (P1A only)	17	mA
		All pins (P1A only)	60	mA
Output withstand voltage	V _{BDS}	P1A, P2A, P2B, P2C	13	V
Storage temperature	T _{stg}		-55 to +125	°C

Caution Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range (T_A = 25 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{DD1}		4.5	5.0	5.5	V
	V _{DD2}	Only CPU operates	4.0	5.0	5.5	V
	V _{DD3}	Only watchdog timer operates (CPU stops)	2.3	5.0	5.5	V
Data retention voltage	V _{DDR}	Clock stops	2.3		5.5	V
Output withstand voltage	V _{BDS}	P1A, P2A, P2B, P2C			12.5	V
Supply voltage rise time	t _{rise}	V _{DD} = 0 → 4.5 V	3		500	ms
Input amplitude	V _{IN}	VCO	0.7		5.5	V _{P-P}

DC Characteristics (Reference characteristics: T_A = -40 to +85 °C, V_{DD} = 5 V ± 10 %)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply current	I _{DD1}	Operation of all functions V _{DD} = 5 V, T _A = 25 °C, f _{VCO} = 20 MHz V _{IN} = 0.7 V _{P-P} , IDC operation OSC _{IN} = 10 MHz, X _{IN} pin square wave input (f _{IN} = 8 MHz, V _{IN} = V _{DD})		11	23	mA
	I _{DD2}	CPU and PLL operation V _{DD} = 5 V, T _A = 25 °C, f _{VCO} = 20 MHz V _{IN} = 0.7 V _{P-P} , X _{IN} pin square wave input (f _{IN} = 8 MHz, V _{IN} = V _{DD})		7	12	mA
	I _{DD3}	Only CPU operates V _{DD} = 5 V, T _A = 25 °C, X _{IN} pin square wave input (f _{IN} = 8 MHz, V _{IN} = V _{DD})		6.5	9	mA
	I _{DD4}	HALT instruction V _{DD} = 5 V, T _A = 25 °C, X _{IN} pin square wave input (f _{IN} = 8 MHz, V _{IN} = V _{DD})		2.5	4.5	mA
Data retention current	I _{DDR1}	Main clock stop, watch timer operation V _{DD} = 2.5 V, T _A = 25 °C		5	10	μA
		Main clock stop, watch timer operation V _{DD} = 5 V, T _A = 25 °C		15	25	μA
	I _{DDR2}	Main clock stop, watch timer operation V _{DD} = 5 V, T _A = 25 °C		2	15	μA
High-level input voltage	V _{IH1}	P0A, P0B, P1B, P1C, P2D	0.7V _{DD}			V
	V _{IH2}	CE, INT ₀ , INT _{NC} , \overline{V}_{SYNC} , \overline{H}_{SYNC}	0.8V _{DD}			V
	V _{IH3}	P0D	0.7V _{DD}			V
Low-level input voltage	V _{IL1}	P0A, P0B, P0D, P1B, P1C, P2D			0.2 V _{DD}	V
	V _{IL2}	CE, INT ₀ , INT _{NC} , \overline{V}_{SYNC} , \overline{H}_{SYNC}			0.2 V _{DD}	V
High-level output current	I _{OH1}	P0A ₂ , P0A ₃ , P0B, P0C, P1B, P1C, P1D, P2D, BLANK, RED, GREEN, BLUE, PSC V _{OH} = V _{DD} - 1 V	-1	-5		mA
	I _{OH2}	EO V _{OH} = V _{DD} - 1 V	-1	-2.5		mA
Low-level output current	I _{OL1}	P0A ₂ , P0A ₃ , P0B, P0C, P1B, P1C, P1D, P2D, PSC V _{OL} = 1 V	1	10		mA
	I _{OL11}	BLANK, RED, GREEN, BLUE V _{OL} = 1 V	1	8.5		mA
	I _{OL2}	EO V _{OL} = 1 V	1	6		mA
	I _{OL3}	P0A ₀ , P0A ₁ V _{OL} = 1 V	1	4.0		mA
	I _{OL4}	PWM (P2A, P2B, P2C) V _{OL} = 1 V	1	1.5		mA
	I _{OL5}	P1A V _{OL} = 1 V	15	30		mA
High-level input current	I _{IH}	VCO V _{IH} = V _{DD}	0.1	0.65	1.3	mA
High-level output leakage	I _{LOH}	P1A, P2A, P2B, P2C V _O = 12.5 V			0.5	μA
Output off leakage current	I _L	EO V _O = V _{DD} or 0 V		±10 ⁻³	±1	μA
Internal pull-down resistor	R _{PD1}	P0D (KEY) V _{IH} = V _{DD}	19	41	85	kΩ
	R _{PD2}	P0D (KEY) V _{IH} = V _{DD} = 5 V	23	41	72	kΩ
	R _{PD3}	P0D (KEY) V _{IH} = V _{DD} = 5 V, T _A = 25 °C	29	41	47	kΩ

AC Characteristics (Reference characteristics: T_A = -40 to +85 °C, V_{DD} = 5 V ± 10 %)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency 1	f _{VCO}	VCO square wave input V _{IN} = 0.7 V _{P-P}	0.7		20	MHz
Input frequency 2	f _{TMR}	TMIN (P1B ₃) Duty 50 %	45		65	Hz
Input frequency 3	f _{HS}	HSCNT (P0B ₃)	10		20	kHz

A/D Converter Characteristics (Reference characteristics: T_A = -10 to +50 °C, V_{DD} = 5 V ± 10 %)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
A/D conversion absolute accuracy		ADC ₀ -ADC ₇		±1	±1.5	LSB
A/D conversion resolution		ADC ₀ -ADC ₇			6	bit
A/D input impedance		ADC ₀ -ADC ₇	1			MΩ

DC Programming Characteristics (T_A = 25 °C, V_{DD} = 6.0 ± 0.25 V, V_{PP} = 12.5 ± 0.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V _{IH1}	Except for CLK	0.7 V _{DD}		V _{DD}	V
	V _{IH2}	CLK	V _{DD} - 0.5		V _{DD}	V
Low-level input voltage	V _{IL1}	Except for CLK	0		0.3 V _{DD}	V
	V _{IL2}	CLK	0		0.4	V
Input leakage current	I _{LI}	V _{IN} = V _{IL} or V _{IH}			±10	μA
High-level output voltage	V _{OH}	I _{OH} = -1 mA	V _{DD} - 1.0			V
Low-level output voltage	V _{OL}	I _{OL} = 1 mA			1.0	V
V _{DD} supply current	I _{DD}				30	mA
V _{PP} supply current	I _{PP}	MD ₀ = V _{IL} , MD ₁ = V _{IH}			30	mA

- Cautions**
1. V_{PP} must not exceed +13.5 V including overshoot.
 2. V_{DD} should be applied before V_{PP} and cut after V_{PP}.


AC Programming Characteristics (T_A = 25 °C, V_{DD} = 6.0 ± 2.5 V, V_{PP} = 12.5 ± 0.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time Note (vs. MD ₀ ↓)	t _{AS}		2			μs
MD ₁ setup time (vs. MD ₀ ↓)	t _{M1S}		2			μs
Data setup time (vs. MD ₀ ↓)	t _{DS}		2			μs
Address hold time Note (vs. MD ₀ ↑)	t _{AH}		2			μs
Data hold time (vs. MD ₀ ↑)	t _{DH}		2			μs
MD ₀ ↑ → data output float delay time	t _{DF}		0		130	ns
V _{PP} setup time (vs. MD ₃ ↑)	t _{VPS}		2			μs
V _{DD} setup time (vs. MD ₃ ↑)	t _{VDS}		2			μs
Initial program pulse width	t _{PW}		0.95	1.0	1.05	ms
Additional program pulse width	t _{OPW}		0.95		21.0	ms
MD ₀ setup time (vs. MD ₁ ↑)	t _{M0S}		2			μs
MD ₀ ↓ → data output delay time	t _{DV}	MD ₀ = MD ₁ = V _{IL}			1	μs
MD ₁ hold time (vs. MD ₀ ↑)	t _{M1H}	t _{M1H} + t _{M1R} ≥ 50 μs	2			μs
MD ₁ recovery time (vs. MD ₀ ↓)	t _{M1R}		2			μs
Program counter reset time	t _{PCR}		10			μs
CLK input high-/low-level width	t _{XH} , t _{XL}		0.125			μs
CLK input frequency	f _X				4.19	MHz
Initial mode setting time	t _I		2			μs
MD ₃ setup time (vs. MD ₁ ↑)	t _{M3S}		2			μs
MD ₃ hold time (vs. MD ₁ ↓)	t _{M3H}		2			μs
MD ₃ setup time (vs. MD ₀ ↓)	t _{M3SR}	When program memory is read	2			μs
Address Note → data output delay time	t _{DAD}				2	μs
Address Note → data output hold time	t _{HAD}		0		130	ns
MD ₃ hold time (vs. MD ₀ ↑)	t _{M3HR}		2			μs
MD ₃ ↓ → data output float delay time	t _{DFR}				2	μs


Note The internal address increment (+1) is performed on the fall of the 3rd clock, where 4 clocks comprise one cycle. The internal clock is not connected to a pin.

4. PACKAGE DRAWING

100 PIN PLASTIC QFP (14×20)



detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	23.2±0.2	0.913 ^{+0.009} _{-0.008}
B	20.0±0.2	0.787 ^{+0.009} _{-0.008}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.2±0.2	0.677±0.008
F	0.8	0.031
G	0.6	0.024
H	0.30±0.10	0.012 ^{+0.004} _{-0.005}
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.10	0.004
P	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

S100GF-65-3BA-3

APPENDIX DEVELOPMENT TOOLS

The following tools are available to provide μPD17P068's program development environment.

Hardware

Product	Description
In-circuit emulator <div style="border-left: 1px solid black; border-right: 1px solid black; padding: 5px; margin-left: 20px;"> IE-17K IE-17K-ET Note 1 EMU-17K Note 2 </div>	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators common to the 17K series. The IE-17K and IE-17K-ET should be connected with the host computer (PC-9800 series or IBM PC/AT™) through an RS-232-C cable. The EMU-17K should be installed to an extension slot in the host computer (PC-9800 series). Each of the three products function as a dedicated emulator for each device by connecting it with an individual system evaluation board (SE board). Using <i>SIMPLEHOST</i> ® which features an excellent user-machine interface, makes user's debugging environment more powerful. If the EMU-17K is used, user can monitor the contents of the data memory in real time.
SE board (SE-17008)	This SE board is for the μPD17068, 17P068, and 17008. This board can perform evaluations of user's system. To debug user's programs, use it together with an in-circuit emulator.
Emulation probe (EP-17068GF)	This probe is used when emulating the μPD17P068GF.
Conversion socket (EV-9200GF-100 Note 3)	This socket converts pin arrangement for the 100-pin plastic QFP (14 × 20 mm) to connect the emulation probe EP-17068GF to the target system.
PROM programmer <div style="border-left: 1px solid black; border-right: 1px solid black; padding: 5px; margin-left: 20px;"> AF-9703 Note 4 AF-9704 Note 4 AF-9705 Note 4 AF-9706 Note 4 </div>	These products write programs to the internal PROM of the μPD17P068. To perform programming, the program adapter AF-9808L is required to connect to the PROM programmer.
Program adapter (AF-9808L Note 4)	This adapter is used together with the PROM programmer to program the PROM in the μPD17P068.

- Notes**
1. Inexpensive type: Power supply is required to connect externally.
 2. Manufactured by IC Corporation. For details, call 03-3447-3793 Tokyo, Japan.
 3. If the EP-17068GF is purchased, one EV-9200GF-100 is attached as a companion product. EV-9200GF-100s can separately be purchased in 5-piece units.
 4. Manufactured by Ando Electric Corporation. For details, call 03-3733-1151 Tokyo, Japan.

Software

Product	Description	Host Computer	OS		Media	Ordering Code
17K series assembler (AS17K)	This assembler can be used for all 17K series devices. To develop program of the μPD17P068, the device file (AS17068) are also required.	PC-9800 Series	MS-DOS™		5 inch 2HD	μS5A10AS17K
					3.5 inch 2HD	μS5A13AS17K
		IBM PC/AT DOS™	PC		5 inch 2HC	μS7B10AS17K
					3.5 inch 2HC	μS7B13AS17K
Device file (AS17068)	This product is the device file for the μPD17P068. This device file is used together with the assembler AS17K.	PC-9800 series	MS-DOS		5 inch 2HD	μS5A10AS17068
					3.5 inch 2HD	μS5A13AS17068
		IBM PC/AT	PC DOS		5 inch 2HC	μS7B10AS17068
					3.5 inch 2HC	μS7B13AS17068
Support software (SIMPLEHOST)	This software is used to develop programs using an in-circuit emulator and the host computer. This product runs under Windows™ system and provides users with an excellent user-machine interface.	PC-9800 Series	MS-DOS	Windows	5 inch 2HD	μS5A10IE17K
					3.5 inch 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5 inch 2HC	μS7B10IE17K
					3.5 inch 2HC	μS7B13IE17K

Remark These products run with the versions of the operation systems shown below.

OS	Version
MS-DOS	Ver.3.30 to Ver.5.00A Note
PC DOS	Ver.3.1 to Ver.5.0 Note
Windows	Ver.3.0 to Ver.3.1

Note With these products, the task swap function is disabled though the Ver.5.00/5.00A of MS-DOS and Ver.5.0 of the PC DOS support the task swap function.

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

SIMPLEHOST is a registered trademark of NEC Corp.

MS-DOS and Windows are trademarks of Microsoft Corp.

PC/AT and PC DOS are trademarks of IBM Corp.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.