

# Contents

Page	Section	Title
5	1.	Introduction
5	1.1.	Features
6	1.2.	TV System Application
7	1.3.	TV Application Details
9	2.	Functional Description
9	2.1.	Overview
9	2.2.	Architecture
9	2.3.	DSP Core
10	2.4.	Internal Program ROM and Firmware
10	2.5.	RAM and Registers
10	2.6.	Clock Management
11	2.7.	Interfaces
11	2.7.1.	I <sup>2</sup> C Control Interface
11	2.7.2.	S/PDIF Input Interfaces
11	2.7.3.	S/PDIF Output
11	2.7.4.	Serial Input Interface
11	2.7.4.1.	Multiline Serial Output
11	2.7.5.	Frame Synchronization
12	2.8.	Power-Supply Regions
12	2.9.	Functional Blocks and Operation
12	2.9.1.	Power-Up Sequence and Default Operation
12	2.9.2.	Input Switching
13	2.9.3.	Standard Selection and Decoding
13	2.9.4.	Dolby Digital Data Stream
13	2.9.5.	DTS (Digital Theater Systems) Data Stream
13	2.9.6.	MPEG Layer-2 Data Stream
14	2.9.7.	PCM Audio Data
14	2.9.8.	De-emphasis
14	2.9.9.	Dolby Pro Logic II Input Matrix
14	2.9.10.	Dolby Pro Logic II Decoder
14	2.9.10.1.	Major Operational Modes of Pro Logic II
15	2.9.10.2.	Additional Operational Modes
15	2.9.11.	Channel Expander
15	2.9.12.	Noise Generator
15	2.9.13.	Virtual Dolby Digital
16	2.9.14.	Post Processing/Bass Management
16	2.9.14.1.	Extra Stereo Output
16	2.9.14.2.	Digital Volume
16	2.9.14.3.	Bass Management
18	2.9.15.	Output Format Selection
18	2.9.16.	S/PDIF Loop-Through
18	2.9.17.	Output Sampling Rate
18	2.10.	System Interaction
18	2.10.1.	Minimum Required Interconnections
18	2.10.2.	Required Special Modes in the System
19	2.10.3.	Minimum System Set-Up

# Contents, continued

Page	Section	Title
20	3.	Control Interface
20	3.1.	Start-Up Sequence
20	3.2.	I <sup>2</sup> C Interface Access
20	3.2.1.	General
20	3.2.2.	I <sup>2</sup> C Registers and Subaddresses
20	3.2.3.	Conventions for the Command Description
21	3.2.4.	The Internal Fixed Point Number Format
21	3.3.	I <sup>2</sup> C Control Register (Code 6A <sub>hex</sub> )
21	3.4.	I <sup>2</sup> C Data Register (Codes 68 <sub>hex</sub> and 69 <sub>hex</sub> ) and the MAS 35xyH DSP-Command Syntax
23	3.4.1.	Read Register (Code A <sub>hex</sub> )
23	3.4.2.	Write Register (Code B <sub>hex</sub> )
23	3.4.3.	Read Memory (Codes C <sub>hex</sub> and D <sub>hex</sub> )
23	3.4.4.	Short Read Memory (Codes C4 <sub>hex</sub> and D4 <sub>hex</sub> )
24	3.4.5.	Write Memory (Codes E <sub>hex</sub> and F <sub>hex</sub> )
24	3.4.6.	Short Write Memory (Codes E4 <sub>hex</sub> and F4 <sub>hex</sub> )
24	3.4.7.	Default Read
25	3.5.	Registers
27	3.6.	Special Memory Locations and User Interface
27	3.6.1.	Status Interface for Decoding
38	3.6.2.	Control Interface for Decoding Operation
49	3.6.3.	Hybrid User Interface Cells
51	4.	Specifications
51	4.1.	Outline Dimensions
53	4.2.	Pin Connections and Short Descriptions
56	4.3.	Pin Descriptions
56	4.3.1.	Power Supply Pins
56	4.3.2.	Control Lines
56	4.3.3.	General Purpose Input/Output
56	4.3.4.	Clocking
56	4.3.5.	Serial Input Interface
56	4.3.6.	S/PDIF Input Interface
56	4.3.7.	S/PDIF Output Interface
56	4.3.8.	Serial Output Interface
56	4.3.9.	Miscellaneous
57	4.4.	Pin Configurations
59	4.5.	Internal Pin Circuits
60	4.6.	Electrical Characteristics
60	4.6.1.	Absolute Maximum Ratings
61	4.6.2.	Recommended Operating Conditions
61	4.6.2.1.	General Recommended Operating Conditions
62	4.6.2.2.	Reference Frequency Generation and Crystal Recommendations
62	4.6.3.	
62	4.6.3.1.	
63	4.6.3.2.	
b4 ог	4.6.3.3.	
65	4.6.3.4.	S/PDIF Bus Output Characteristics

#### Contents, continued

Page	Section	Title
66 67 68	4.6.3.5. 4.6.3.6. 4.6.4.	I <sup>2</sup> S Bus Characteristics – Input I <sup>2</sup> S Characteristics – Output Firmware Characteristics
69	5.	Application
72	6.	Data Sheet History

## License Notice:

DTS, DTS Digital Surround, and DTS Virtual 5.1 are trademarks and the "DTS" Logos are registered trademarks of the Digital Theatre Systems Corporation.

"Dolby Digital", "Pro Logic II", and the double-D Symbol are trademarks of Dolby Laboratories. Supply of this implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this implementation in any finished end-user or ready-touse final product. Companies planning to use this implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.

Spatializer<sup>®</sup>, Spatializer N-2-2<sup>+</sup>, and the circle-in-square device are trademarks of Desper Products, Inc.

## Audio Decoder IC Family

This data sheet applies to the MAS 35xyH family, version C6, and to following versions.

Release Note: Revision bars indicate significant changes to the previous edition.

#### 1. Introduction

The Micronas MAS 35xyH family consists of ICs with various combinations of DTS, Dolby Digital, Dolby Pro Logic II and MPEG-1 Layer-2 decoders and Virtualizer on a single chip. The family consists by the following members:

Decoder	MAS35xyH Type					
	3527H 3529H		3530H			
DTS	_	_	1			
Dolby Digital	_	1	1			
Pro Logic II	_	1	1			
VDD (Virtual Dolby Digital)	1	1	1			
VDS (Virtual Dolby Surround)	✓	1	1			
MPEG1 L2	1	1	1			
N-2-2 ULTRA	optional	optional	optional			

Table 1–1: MAS 35xyH family

The MAS 35xyH decoder IC acts as a complete implementation of 5.1 DTS and Dolby Digital/Pro Logic II decoders. On the chip's 8-channel output an Lt/Rt or Lo/Ro downmix is available simultaneously to the multichannel audio for recording or headphone usage. All necessary processing units, together with the I/O interfaces, have been integrated in a single 44-pin IC.

In a TV application, a two-chip solution of MAS 3527H and MSP 44x0G results in a Virtual Dolby Digital System, whereas a multichannel audio TV uses MAS 35xyH, MSP 44x0G and DPL 4519G. Due to the scalable and flexible Micronas system solution, a single hardware (PCB) solution, as well as a single TV software solution, can be used to implement TV audio systems from stereo only, via Virtual Dolby Digital, to DTS/Dolby Digital multichannel audio. In a consumer audio application, the MAS 35xyH, completed by a standard audio codec and power amplifiers, forms a 5.1 multichannel audio A/V amplifier or receiver. The high integration level of MAS 35xyH with its S/PDIF on chip, enables the design of very economic 5.1 home audio sets.

#### 1.1. Features

- Two multiplexed S/PDIF, IEC-958, IEC 61937, AES/ EBU, EIA-J CP-340 receivers
- Two freely configurable multiplexed serial inputs
- Decoders for 5.1 Dolby Digital (AC-3),
   5.1 DTS, Dolby Pro Logic II and MPEG-1 Layer-2
- Spatializer N-2-2 ULTRA as "Virtual Dolby Digital"compliant virtualizer
- Handling of PCM input format
- S/PDIF PCM output or loop-through for all inputs
- Lt, Rt encoding or straight downmixing to two channels (Lo, Ro) simultaneously to 5.1 multichannel output
- Multichannel I<sup>2</sup>S output (four stereo data lines or one 8-channel line)
- Dynamic range compression
- Karaoke downmixing
- Delay for center (0...5 ms)
- Delay for surround (two channels, 0...25 ms)
- Bandpass-shaped/white-noise generator
- Bass management according to Dolby specification (output configuration 0, 1, 2, 3, and DVD) and "Bass to Center"
- I<sup>2</sup>C control

## **1.2. TV System Application**

The Micronas DTS/Dolby Digital TV system solution consists of three dedicated integrated circuits:

- The MSP 44x0G is the interface for all TV-sound and analog input signals. It performs the TV-audio demodulation and stereo decoding. It has four pairs of audio D/A-converters, two of them including sound control facilities, and one additional subwoofer D/A converter.
- The DPL 4519G adds three pairs of audio D/A-converters, two of them including sound control facilities, and one additional subwoofer D/A converter.
- The MAS 35xyH performs DTS/Dolby Digital or MPEG decoding, Pro Logic II decoding for all Stereo Sources, Virtual Dolby Digital processing for surround sound with 2 speakers.



Fig. 1–1: Configuration of the Micronas DTS Dolby Digital/TV system solution.

# 1.3. TV Application Details



Fig. 1-2: Block diagram of the MAS 35xyH TV application with output signal mapping



Fig. 1–3: Block diagram of an MAS 35xyH 5-1 Multichannel Audio Amplifier/Receiver application

# 2. Functional Description

# 2.1. Overview

The MAS 35xyH is intended for use in consumer audio applications. It receives S/PDIF or serial data streams and decodes the DTS Dolby Digital (AC-3), MPEG or PCM-encoded audio formats.

Due to the automatic format detection, no controller interaction is needed for the standard operation. On the other hand, the controller has full access to all vital information contained in the Dolby Digital or DTS bit stream. The choice of different output formats, as defined by Dolby, guarantees a good adaption to various listening environments.

## 2.2. Architecture

The hardware of the MAS 35xyH consists of a high performance RISC Digital Signal Processor (DSP) and appropriate interfaces. Fig. 2–1 shows a hardware overview of the IC; Fig. 2–2 on page 12 shows the functional aspects.

#### 2.3. DSP Core

The internal processor is a dedicated audio DSP. All data input and output actions are based on a 'non-cycle-stealing' background DMA that does not cause any computational overhead.



Fig. 2-1: The MAS 35xyH architecture

## 2.4. Internal Program ROM and Firmware

The firmware implemented in the program ROM of the MAS 35xyH provides Dolby Digital, DTS and MPEG-1 Layer-2 audio data decompression as well as handling of PCM-encoded audio. All Stereo sources (PCM, MPEG1L2, DD 2/0, DTS 2/0) pass through a Dolby Pro Logic II decoder. The required downmixing, output configurations and delay lines for an implementation of Dolby Digital or DTS and loop-through of unsupported formats received via the S/PDIF input are implemented as well.

For PCM and MPEG signals, a de-emphasis can be applied to achieve a flat frequency response.

On power-on, the DSP starts the firmware in an automatic standard detection mode with the first S/PDIF input selected. Therefore, only minimal controlling is necessary. In addition, the  $I^2C$  interface provides a set of  $I^2C$  instructions that give access to internal DSP registers and memory areas.

#### 2.5. RAM and Registers

The DSP core has access to two RAM banks named D0 and D1. All RAM addresses can be accessed in a 20-bit or a 16-bit mode via  $I^2C$  bus. For more details, please refer to Section 3.4.on page 21.

For fast access of internal DSP states, the processor core has an address space of 256 data registers (see Section 3.5. on page 25) which can be accessed via  $I^2C$  bus.

#### 2.6. Clock Management

The MAS 35xyH is driven by a single clock at a frequency of 18.432 MHz. The clock may either be provided by an external source connected to pin XTO, or by a crystal connected to XTI and XTO. In this case, the clock signal is available for other applications at pin XTO.

The internal reference clock and processor clock are derived from the 18.432 MHz and synchronized to the audio sample frequency of the decompressed bit stream by a PLL. For Dolby Digital decoding, the clock frequency can be selected as a high or a low value in configuration memory cell UIC\_Out\_Clk\_Scale (D0:13DF) by bit[16] – (see Table 3–8 on page 49). It is highly recommended to use the high system clock. The resulting processor clocks are given in Table 2–1.

At pin CLKO, a clock output can be provided, e.g., for additional D/A converters. The output frequency at CLKO is the reference clock divided by a factor as selected by bits [18:17] in D0:13DF. By default, CLKO is disabled.

 Table 2–1: Processor clock frequencies and reference

 clock frequencies in dependence of bit [16] of

 UIC\_Out\_Clk\_Scale (D0:13DF)

Format	f <sub>s</sub> /kHz	Processor Clock/MHz			
		bit[16] = 0	bit[16] = 1		
Dolby	48	61.44	73.728		
DIgital, DTS,	44.1	56.448	67.7376		
MPEG, PCM	32	40.96	49.152		

# 2.7. Interfaces

# 2.7.1. I<sup>2</sup>C Control Interface

For controlling, a standard  $I^2C$  interface is implemented. A detailed description of all functions can be found in Section 3. on page 20.

# 2.7.2. S/PDIF Input Interfaces

Two multiplexed S/PDIF input interfaces are installed which are capable of PCM, Dolby Digital, DTS and MPEG auto-detection. In addition to the signal input pins SPDI/SPDI2, a reference pin SPREF is provided to support balanced signal sources or twisted pair transmission lines. The following features are supported:

- Fast synchronization on input signal (< 50 ms)
- Burst Mode support for Dolby Digital, DTS and MPEG bit streams
- Locking on 32, 44.1, 48 kHz sample frequencies
- Incoming first 20 channel status bits are mirrored in Register 56<sub>hex</sub> (see Table 3–5 on page 25)

When the input format is changed (e.g. from Dolby Digital to MPEG), the synchronization is lost and the audio output is muted. The automatic standard recognition then checks the new input format and, after successful recognition, resumes normal operation.

It is possible to observe the S/PDIF input for valid bitstreams while processing I<sup>2</sup>S signals, (see Table 3–6), Adr. D0:13C7<sub>hex</sub>. Detection whether the interface has synchronized or not, and what the S/PDIF header information contains, is possible. This permits the following implementations:

- automatic detection whether signals are connected to the digital input or not, during normal operation mode ("hot plug-in")
- automatic fallback to analog sources when undecodable bit streams are detected, with automatic switchback when the signals are decodable again.

# 2.7.3. S/PDIF Output

At pin SPDIFOUT, the baseband audio is provided as an S/PDIF signal.

Channel status bits in S/PDIF output (especially copyright, category code and generation status) can be configured in D0:13EA (see Table 3–7 on page 38).

Alternatively, this output can mirror the unprocessed signal of the S/PDIF input (Output\_Conf: Register  $2E_{hex}$ ). This loop-through is necessary for signals where no internal decoding action is performed.

## 2.7.4. Serial Input Interface

If the serial input interface carries Dolby Digital, MPEG Layer-2, or PCM, the MAS 35xyH processes the data. The interface consists of the three pins: SIC, SII, and SID. For MPEG and Dolby Digital decoding operation, the SII pin must always be connected to  $V_{SS}$ , while for PCM data, the interface acts as an I<sup>2</sup>S type and SII is used as a word strobe. An example of an input signal format is shown in Fig. 4–18 on page 66. The data values are latched with the falling edge of the SIC signal. It is possible to use a word length of 16 or 32 bits. For controlling details, please refer to memory address D0:13D0 (I/O Control) and D0:13DF (Auxiliary Interface Control) in Table 3–7 on page 38.

If the MPEG or Dolby Digital signal was formatted (e.g. to 8-bit or 16-bit words) by the storing or transportation medium (PC, memory), the serial data has to be sent "MSB first" as produced by the encoder.

# 2.7.4.1. Multiline Serial Output

The serial audio output interface of the MAS 35xyH is a standard I<sup>2</sup>S-like interface consisting of four data lines SODx, the word strobe SOI, and the clock signal SOC. The output bit stream can either carry eight channels on one line (SOD) or two channels on each of four lines (SOD, SOD1, SOD2, SOD3). Further, it is possible to choose between different interface configurations (with word strobe time offset and/or with inverted SOI signal) and to tristate the output interface. The serial output generates 32 bits per audio sample, but only the first 20 bits will carry valid audio data. The 12 trailing bits are set to zero by default (see Fig. 4–20 on page 67).

The configuration of the output interface is done in D0:13D0 and D0:13DF (see Table 3–7 on page 38).

## 2.7.5. Frame Synchronization

For microprocessor interrupts, a frame synchronization output pin (SYNC) is provided.

After decoding a valid header, the SYNC pin level changes to High. Most of the status information (UIS cells in Table 3–6 on page 27) is updated now. To generate an edge for the controller, the level changes to Low during processing the next header. After having completed this, the SYNC pin level changes to High again. If the level is Low for more than 1 ms, no decoding is performed. Memory cell UIH\_LAST\_MESSAGE (D0:13FF) provides background information thereon.

# Notes for Dolby Digital:

After first CRC is done, the SYNC pin level changes to High, all information for a frame is valid, and decoding is performed. The SYNC pin level changes to Low before new status information is written. Please take into account that UIS\_DYNRNG (D0:13B4), UIS\_DYNRNG2 (D0:13B5), and UIS\_KARAOKEFLAG (D0:13B6) are valid for the audio block only; the SYNC pin does not signalize their validity.

## Notes for MPEG:

After processing CRC, the SYNC pin level changes to High, all information for a frame is valid, and decoding is performed. The SYNC pin level changes to Low before evaluating new header information.

# 2.8. Power-Supply Regions

The MAS 35xyH has three power supply regions. The VDD/VSS pin pair supplies all digital parts including the DSP core. The XVDD/XVSS pin pair is connected to the signal pin output buffers. The AVDD/AVSS supply is for the clock oscillator, PLL circuits, and system clock synthesizer.

# 2.9. Functional Blocks and Operation

For a block diagram of the MAS 35xyH functionality please see Fig. 2–2.

# 2.9.1. Power-Up Sequence and Default Operation

After applying the appropriate voltages to the three supply pins and releasing the reset signal, the circuit starts normal operation with S/PDIF (SPDI) as the expected input and automatic standard recognition (Dolby Digital, DTS, MPEG, PCM). No further action is necessary for default operation or loop-through of undecodable data streams.

A power-on reset can be issued at any time via pin POR.

## 2.9.2. Input Switching

Both input interfaces, the S/PDIF or the serial input interface, may carry any of the three data formats: Dolby Digital (AC-3), MPEG Layer-2, or PCM. The S/PDIF input may carry DTS data as well. The filling status of the input buffer represents the data rate and therefore controls the system clock. The input interface can be selected in the UIC\_IO control D0:13D0.



**Note:** No. of Channels (e.g. 2):  $\neq^2$ 

Fig. 2-2: Functionality of the Audio Decoder IC Family MAS 35xyH

## 2.9.3. Standard Selection and Decoding

In the default mode, an automatic standard recognition (auto-detection) selects the decoding algorithm according to the data format at the S/PDIF input. The detected standard is shown in the Global Operating Status (D0:13BB). The standard selection for the  $I^2S$  inputs can be selected manually in the I/O control D0:13D0.

If the input contains only a stereo pair (PCM, MPEG, DD2/0, DTS2/0), it is automatically fed into the ProLogic II decoder, which generates a 5-channel output by default. The ProLogic II decoder may be deactivated by means of UIC\_DPL\_STANDARD (D0:13EE).

#### 2.9.4. Dolby Digital Data Stream

The digital input signal can either be an S/PDIF or an  $I^2S$  source. In the Dolby Digital mode, the IC performs the following tasks:

- Data input with clock synchronization
- S/PDIF channel selection (one of eight possible)
- Decoding of AC-3 bit stream elements
- Compression control for Dolby Digital signals (D0:13D7...13D9)
- Output mode control
- Dolby Bass Management
- Center and surround delays
- Level adaption

If the signal source is the S/PDIF input, the controller can select one of eight content channels depending on availability (D0:13BC). The respective service information is displayed in cell Bit Stream Mode (D0:13A2).

The bit stream elements contain all necessary information required to correctly handle the audio. All elements important for controller actions are displayed in the status memory (see Table 3–6 on page 27).

The MAS 35xyH decodes all Dolby Digital formats from 1 to 5.1 audio channels. Accordingly, one to six of the output channels are used for the decoded audio. The output mode is selected in D0:13D6. An additional downmix pair can either be Dolby Surround encoded (Lt, Rt) or plain stereo (Lo, Ro; D0:13DE).

#### 2.9.5. DTS (Digital Theater Systems) Data Stream

The digital input signal must be an S/PDIF source. In DTS mode, the IC performs:

- Data input with clock synchronization
- S/PDIF channel selection (one of eight possible)
- Decoding of DTS bitstream
- Output mode control
- Bass Management according to Dolby specification
- Center and surround delays

The controller can select one of eight content channels depending on availability (D0:13BC). The respective service information is displayed in cell Bit Stream Mode (D0:13A2).

The bit stream elements contain all necessary information required to correctly handle the audio. All elements important for controller actions are displayed in the status memory (see Table 3–6 on page 27).

The MAS 35xyH decodes all DTS formats from 1 to 5.1 audio channels. Accordingly, one to six of the output channels are used for the decoded audio. The output mode is selected in D0:13D6. An additional downmix pair can either be Dolby-Surround-encoded (Lt, Rt), or plain stereo (Lo, Ro; D0:13DE).

#### 2.9.6. MPEG Layer-2 Data Stream

In the MPEG mode a valid MPEG-1 Layer-2 data signal is expected. The steps for decoding are

- Clock synchronization to data input
- S/PDIF channel selection (one of eight possible)
- Side information extraction
- Audio data decompression
- Optional de-emphasis
- Digital volume

If the signal source is the S/PDIF input, the controller can select one of eight content channels depending on availability (D0:13BC).

# 2.9.7. PCM Audio Data

PCM data can be received via S/PDIF or I<sup>2</sup>S. When received via S/PDIF, the sampling frequency will be detected automatically and mirrored in D0:13A0 (UIS\_FS\_CODE).

If the PCM data are received via  $I^2S$  bus, the MAS 35xyH expects a valid word strobe, and I/O control (D0:13D0) has to be set as described in Table 3–7. In this case the de-emphasis must be activated by the controller if necessary.

# 2.9.8. De-emphasis

For the PCM and MPEG formats, a de-emphasis can be applied to the signal (D0:13E0). This is necessary, as the possibly following Dolby Pro Logic decoding requires a flat audio frequency response. For MPEGencoded audio and PCM transmitted via S/PDIF, this block is activated automatically. For proper operation of PCM signals via I<sup>2</sup>S, the controller has to determine whether the PCM signals have been pre-emphasized or not.

# 2.9.9. Dolby Pro Logic II Input Matrix

In front of the Pro Logic II processing a matrix is implemented. Normal operation is "Stereo or A/B" for 2 channel inputs, but it is also possible to select only Sound A or Sound B (Mono Sound on both channels). This feature is used for bilingual MPEG transmissions.

The required setup must be done by the controller in D0:13EE.

## 2.9.10. Dolby Pro Logic II Decoder

Every stereo source is automatically routed through the Dolby Pro Logic II decoder. (DD2/0, DTS2/0, MPEG, PCM, I2S from MSP44x0G).

The Pro Logic II decoder decodes the stereo signal into a five channel surround sound signal. Six predefined operational coefficient sets and one customizable set allow different decoder modes for different sound material (Movie, Music, Virtual compatible, Pro Logic Emulation, Matrix, Custom and Bypass Mode), as Dolby proposes in its "Licensee Information Manual: Dolby Pro Logic II, Section 2.2". A variety of options and the Dolby Bass Management are used to adopt the decoder to the used speaker configuration.

The required setup must be done by the controller in D0:13ED and D0:13EE.

# 2.9.10.1. Major Operational Modes of Pro Logic II

#### Movie Mode

The Movie mode in Pro Logic II is very similar to that of the original Pro Logic decoder. The main difference is that it has stereo surround channels and no surround filter, unlike Pro Logic which has a mono surround channel and a 7 kHz surround filter. Movie mode is the standard required for all A/V systems. When an autosound unit has a video screen, it is also considered as an A/V system. It can simply be called "Pro Logic II."

## **Music Mode**

The Music mode offers the users some flexibility to control the results according to their own taste. Music mode should not be used with a THX audio processing mode. Music mode is recommended as the standard mode for auto-sound music systems (without video) and is optional for A/V systems. It is recommended that Music mode be identified as the "Music" version of Pro Logic II, to distinguish it from the Movie mode.

# **Virtual Mode**

The Virtual mode is usually used when Pro Logic II is connected to a virtual process for speaker use. However, there might be some virtualizers for which this mode does not produce the intended result. For those virtualizers, Movie mode may give the best surround effect. Virtual mode is designed to be used with the virtual process developed by Dolby Laboratories. The Pro Logic II mode should only be called "Pro Logic II" so that the name "Virtual" can be reserved to describe the speaker virtualization process itself.

**Note:** To be Virtual-Dolby-Surround-compliant, the correct Pro Logic II operational mode for the built-in virtualizer is Movie Mode (not Virtual Mode).

## Pro Logic Emulation Mode

The Pro Logic Emulation mode offers users the same robust surround processing as the original Pro Logic, for those cases where the source content is not of optimum quality, or if there is a desire to hear the program more "as it used to be." When this mode is used, it is called Pro Logic, as before. There is no "Pro Logic I" mode. The Pro Logic emulation mode is optional. Dolby does not require PLII products to use the original Pro Logic decoding algorithm. However, if the DSP contains the original Pro Logic code, and if the product maker would like to use it, this is quite acceptable and even encouraged. A product must not offer both original Pro Logic and the Pro Logic emulation mode.

## Matrix Mode

The Matrix mode is the same as the Music mode except that the directional enhancement logic is turned off. It may be used to enhance mono signals by making them seem "larger." The Matrix mode may also find use in auto systems, where the fluctuations from poor FM stereo reception can otherwise cause disturbing surround signals from a logic decoder. The ultimate "cure" for poor FM stereo reception may be simply to force the audio to mono.

## **Custom Mode**

All settings are user defined

# Off (Bypass Mode)

Pro Logic Decoding is switched off. Lt to L; Rt to R; SI,Sr and C muted.

# 2.9.10.2. Additional Operational Modes

#### **Surround Filter**

There are two surround filters available in Pro Logic II. One is the 7 kHz lowpass filter for use with Pro Logic emulation mode; the other is the shelf filter for use with Music and Matrix modes. This latter filter is a mild shelving filter that improves the naturalness of the sound in Music mode.

## **Surround Coherence**

In the Movie mode, it is important that the surround speakers be in phase, so that movie sound effects panned to or across the surrounds will have optimal localization and imaging. This is achieved with the surround coherence function (Right Surround Channel Polarity can be inverted). Stereo music content, however, does not contain panned surround effects, so it benefits from a more spacious presentation of the ambient sounds by turning off the surround coherence function.

## Auto-Balance

This operates in the same way as in all previous Pro Logic decoders to ensure that movie sound tracks decode optimally.

Additional signal processing may be included if Pro Logic II is allowed to operate fully and without modification in name or function. In other words, any additional signal processing must include a bypass mode to defeat the processing. When any additional process works in conjunction with Pro Logic II, it must clearly be indicated that both processes are working together.

#### Panorama Mode

In the Music Mode, this control extends the front stereo image to include the surround speakers for an exciting "wraparound" effect with side-wall imaging. It is particularly effective for recordings which have strong left or right channel elements in the mix, as these are detected and accentuated by the Panorama process. According to the LIM for Pro Logic II, Panorama Mode must only be switched on in Music Mode.

#### 2.9.11. Channel Expander

The outputs of the PCM/MPEG decoders consist of two channels each; the output of the Dolby Digital/ DTS decoder may have any number between one and six (5.1) channels. To unify the output format between different modes, the audio is always mapped to six channels.

#### 2.9.12. Noise Generator

A bandpass-shaped or white noise signal can be routed to any combination of the six main output channels. The required channel sequence must be done by the controller in D0:13D1. No noise signal is available at the Extra Stereo Output.

## 2.9.13. Virtual Dolby Digital

In the MAS 35xyH, Spatializer N-2-2 ULTRA is implemented as a Dolby Digital approved virtualizer. It takes advantage of the most advanced digital sound processing techniques available and is designed to process DTS, Dolby Digital and Pro Logic II sound tracks. Using only two (L, R) or three (L, C, R) loudspeakers, N-2-2 ULTRA produces a realistic surround sound impression in a large listening area.

In MAS 35xyH, the "TV" version (N-2-2 ULTRA TV) of N-2-2 ULTRA is available. It is an optimization for playback over television loudspeakers. N-2-2 ULTRA TV takes advantage of the pre-determined listening configuration inherent to TV sets and reduces the control effort (number of parameters) while maintaining the highest quality virtual surround sound effect.

All MAS 35xyH are shipped without Spatializer N-2-2 ULTRA except otherwise ordered. When an N-2-2 ULTRA version of MAS 35xyH is ordered, it carries a special marking on the chip for identification.

The N-2-2 ULTRA functionality must be enabled by writing a "license key" into MAS 35xyH. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative. A license from Desper Products Inc. is required before a MAS 35xyH with Spatializer N-2-2 ULTRA can be purchased.

Note: To be Virtual-Dolby-Surround-compliant, the correct Pro Logic II operational mode for the built-in virtualizer is Movie Mode (not Virtual Mode).

#### 2.9.14. Post Processing/Bass Management

The implemented post-processing functions can be applied to the following audio formats. They are

- Downmixing to Lo/Ro or surround sound encoding to Lt/Rt (D0:13DE) for Dolby Digital/DTS multichannel signals
- Mixing and digital filtering for the different Output and Bass configurations according to the Dolby Digital Licensee Information Manual and one additional Bass Management Configuration called "Bass to Center" (D0:13D5, D0:13D6, D0:13DA).
- Digital volume control (D0:13E1...13E8) for all audio formats
- Appropriate delay lines for center and surround channels (D0:13D2...13D4) for Dolby Digital/DTS multichannel and Pro Logic II processed stereo signals

#### 2.9.14.1. Extra Stereo Output

For headphone and VCR recordings, a downmixed output is provided simultaneously to 5.1 multichannel output. The downmix can be switched from Lt/Rt (surround-encoded, default) to Lo/Ro (headphone encoded).

Both, the 6-channel output and the Extra Stereo Output, are routed to the serial data output interface.

**Note:** In order to prevent clipping due to the downmixing in the Custom and Line Modes, the High-Level Cut Compression Scale Factor (D0:13D8) must always be left at 7FFF<sub>hex</sub> when the Extra Stereo Output is used in conjunction with nondownmixed channels (D0:13D6).

## 2.9.14.2. Digital Volume

The digital volume control provided is mainly intended for balancing purposes and initially set to 0 dB. Volume control, output configuration, and delays should be set by the controller according to the actual listening situation.

#### 2.9.14.3. Bass Management

Generally, not all of the five loudspeakers in a Dolby Digital system can reproduce the full audio bandwidth. Bass Management allows redirecting low frequencies to loudspeakers which are capable of reproducing this frequency range. The MAS 35xyH supports the following Bass Management modes:

#### Bass Management mode 0 (D0:13DA = 8)

Attenuation of -15 dB in the SUB channel should be compensated by a 15 dB gain in the D/A-converter.



Fig. 2-3: Bass Management configuration 0

Bass Management mode 1 (D0:13DA = 9) Attenuation of -15 dB in the SUB channel should be compensated by a 15 dB gain in the D/A-converter.



Fig. 2-4: Bass Management configuration 1

Bass Management mode 2 (D0:13DA =  $A_{hex}$ ) Level adjustment is implemented with -12 db.





# Bass Management mode 3 (D0:13DA = B<sub>hex</sub>)



Fig. 2–6: Alternative implementation of configuration 2

# Bass Management mode 4 (D0:13DA = C<sub>hex</sub>)



Fig. 2–7: Implementation of configuration 3 with subwoofer

## Bass Management mode 5 (D0:13DA = D<sub>hex</sub>)

The analog part of SUB should add a +10 db gain





Bass Management mode 6 (D0:13DA = E<sub>hex</sub>)



Fig. 2–9: Simplified Bass Management for Multichannel Source Products (I)

#### Bass Management mode 7 (D0:13DA = F<sub>hex</sub>)



**Fig. 2–10:** Simplified Bass Management for Multichannel Source Products (II)

## Bass Management mode Bass to Center (D0:13DA = 18<sub>hex</sub>)



Fig. 2–11: Bass to Center Mode (B2C) for TV Sets with large Center and small L / R / Ls / Rs Speakers.

# 2.9.15. Output Format Selection

The output is an  $I^2S$  bus format with either eight audio channels on one line (default), or two audio channels on each of four lines (D0:13D0). If the 4x2 configuration is selected, the clock and word strobe lines SOC and SOI apply to all four data lines SOD...SOD3. Clock and word strobe signals can be configured to different standards (polarity, delay). The data word length is always 32 bits.

In the 1x8 format, the output data are in the following order:

L, LS, C, Lt/Lo, R, RS, Sub, Rt/Ro.

# 2.9.16. S/PDIF Loop-Through

By default, an undecodable signal is looped through. This means that the signal at S/PDIF input is routed to S/PDIF output without processing – regardless of bit 1 in register  $2E_{hex}$ .

This automatism can be disabled by setting bit 12 in register  $2E_{hex}$  to "1". Now, the controller is to choose via bit 1, whether a PCM audio signal is output (in case of an undecodable signal the output is muted) or whether the input data is looped through.

## 2.9.17. Output Sampling Rate

The internally generated system clock is derived from the filling status of the input data buffer by a PLL. This clock is synchronous to the original sampling rate and is used throughout the complete data processing. Except in the ambiguous case of PCM data at the serial audio input where the original sampling rate must be defined (D0:13DB), no controller interaction is needed for clock operation.

The output sampling rate is 32 kHz, 44.1 kHz, or 48 kHz, depending on the source.

Since in the Micronas Dolby Digital TV sound solution all further signal processing is on a rate of 48 kHz, the input stage of the DPL 4519G performs the sample rate conversion if necessary.

#### 2.10. System Interaction

#### 2.10.1. Minimum Required Interconnections

The MAS 35xyH requires the following connections for normal operation:

- Power supply with adequate blocking capacitors (VDD, VSS, AVDD, AVSS, XVDD, XVSS)
- Crystal with capacitors or clock input (XTI, XTO)
- I<sup>2</sup>C bus and reset line (I2CC, I2CD) and reset line (POR) for controlling
- S/PDIF input (SPDI/SPDI2, SPREF) or serial/I<sup>2</sup>S input (SID, SIC, SII or SID\*, SIC\*, SII\*). In the standard Micronas solution, the I<sup>2</sup>S signal comes from the MSP 44x0G
- I<sup>2</sup>S output (SOD, SOC, SOI). In the standard configuration, this signal is fed to the DPL 4519G.

Please refer to Fig. 5–1 on page 69 or to the application kit for details.

#### 2.10.2. Required Special Modes in the System

The MAS 35xyH interfaces require no configuration. The  $I^2S$  outputs and inputs of the DPL 4519G and the MSP 44x0G, however, must be configured to send/ accept the 8-channel multiplexed digital PCM data stream.

The DPL 4519G may generate up to seven analog signals (three pairs plus subwoofer). Further audio signals can be forwarded to the MSP 44x0G for D/A conversion.

Dolby Pro Logic encoded audio originating from the MSP 44x0G (TV sound) must be routed to the MAS 35xyH for Pro Logic II decoding.

## 2.10.3. Minimum System Set-Up

The following  $I^2C$  command sequence is necessary for the DPL 4519G:

- I<sup>2</sup>C-controlled reset
- Write MODUS Register (set I<sup>2</sup>S input to slave mode)
- Write I2S\_CONFIG (multisample mode, 32 bits, clock to 8\*32 bits)
- Set I2S3 Resorting Matrix to "left/right eight MAS 35xyH". The signal pairs are now in the following order: Lt/Rt, L/R, SL/SR, C/Sub
- Select first I<sup>2</sup>S 3-input pair as source for I<sup>2</sup>S Output (because of 8\*32 bit mode all 4\*2 channels will be looped through to the MSP 44x0G) and set to transparent stereo
- Select one input pair as source for Loudspeaker

Output (numbers 7 to 10 mean first to fourth pair)

- Select one input pair as source for Aux Output (numbers 7 to 10 mean first to fourth pair)
- Set volume control for Loudspeaker Output
- Set volume control for Aux Output

If there is a multistandard sound processor in the system, similar set-up commands are required. For further details, please refer to the DPL 4519G or the MSP 44x0G data sheets.

If both devices are used on the same  $I^2C$  bus, the device addresses must be set to different values by hardware means.

The D/A conversion of audio signals may be freely appointed between the DPL 4519G and the MSP 44x0G. For an example, please see Table 2–3.

Device	DPL 4519G				MSP 44x0G			
$\begin{array}{l} \text{Register} \rightarrow \\ \text{Signal Pair} \downarrow \end{array}$	Loudsp. 00 08 <sub>hex</sub>	Aux 00 09 <sub>hex</sub>	SCART1 00 0A <sub>hex</sub>	Loudsp. 00 08 <sub>hex</sub>	Aux 00 09 <sub>hex</sub>	SCART1 00 0A <sub>hex</sub>	SCART2 00 41 <sub>hex</sub>	
Lt/Rt (Lo/Ro)	07 20 <sub>hex</sub>	07 20 <sub>hex</sub>	07 20 <sub>hex</sub>	07 20 <sub>hex</sub>	07 20 <sub>hex</sub>	07 20 <sub>hex</sub>	07 20 <sub>hex</sub>	
L/R	08 20 <sub>hex</sub>	08 20 <sub>hex</sub>	08 20 <sub>hex</sub>	08 20 <sub>hex</sub>	08 20 <sub>hex</sub>	08 20 <sub>hex</sub>	08 20 <sub>hex</sub>	
SL/SR	09 20 <sub>hex</sub>	09 20 <sub>hex</sub>	09 20 <sub>hex</sub>	09 20 <sub>hex</sub>	09 20 <sub>hex</sub>	09 20 <sub>hex</sub>	09 20 <sub>hex</sub>	
C/Sub	0A 20 <sub>hex</sub> 1)	0A 20 <sub>hex</sub> 1)	0A 20 <sub>hex</sub> 1)	0A 20 <sub>hex</sub> 1)	0A 20 <sub>hex</sub> 1)	0A 20 <sub>hex</sub> 1)	0A 20 <sub>hex</sub> <sup>1)</sup>	
<sup>1)</sup> Use 0A 20 <sub>hex</sub> for C/Sub output, 0A 00 <sub>hex</sub> for Center signal on both outputs, 0A 10 <sub>hex</sub> for Sub signal on both outputs								

**Table 2–2:** Output configuration matrix. All registers are at  $I^2C$  subaddress  $12_{hex}$  of the respective device. Note that only one code per register applies.

**Table 2–3:** Example: In the DPL 4519G use both loudspeaker output channels for center, the auxiliary output for surround, the SCART1 output for Lt/Rt. In the MSP 44x0G use the loudspeaker output for L/R, both auxiliary output channels for Sub and the SCART1 output for an additional Lt/Rt-signal.

Device	DPL 4519G			DPL 4519G MSP 44x0G			
$\begin{array}{l} \text{Register} \rightarrow \\ \text{Signal Pair} \downarrow \end{array}$	Loudsp. 00 08 <sub>hex</sub>	Aux 00 09 <sub>hex</sub>	SCART1 00 0Aa <sub>hex</sub>	Loudsp. 00 08 <sub>hex</sub>	Aux 00 09 <sub>hex</sub>	SCART1 00 0A <sub>hex</sub>	SCART2 00 41 <sub>hex</sub>
Lt/Rt (Lo/Ro)			07 20 <sub>hex</sub>			07 20 <sub>hex</sub>	
L/R				08 20 <sub>hex</sub>			
SL/SR		09 20 <sub>hex</sub>					
C/Sub	0A 00 <sub>hex</sub>				0A 10 <sub>hex</sub>		

# 3. Control Interface

## 3.1. Start-Up Sequence

After power-up and a reset (see Section 3.3. on page 21), the IC is in its default state (see Table 3–7 on page 38). The controller has to initialize all memory cells for which a non-default setting is necessary.

# 3.2. I<sup>2</sup>C Interface Access

# 3.2.1. General

Control communication with the MAS 35xyH is done via an  $I^2C$  slave interface. The device addresses are  $3A_{hex}$  (write) and  $3B_{hex}$  (read) as shown in Table 3–1.

I<sup>2</sup>C clock synchronization is used to slow down the interface if required.

Table 3–1: I<sup>2</sup>C device address

A7	A6	A5	A4	A3	A2	A1	W/R
0	0	1	1	1	0	1	0/1

# 3.2.2. I<sup>2</sup>C Registers and Subaddresses

The interface uses one level of subaddresses. The MAS 35xyH interface has 3 subaddresses allocated for the corresponding  $I^2C$  registers.

The address  $6A_{hex}$  is used for basic control, i.e. reset and task select. The other addresses are used for data transfer from/to the MAS 35xyH.

The I<sup>2</sup>C control and data registers of the MAS 35xyH are 16 bits wide, the MSB is denoted as bit [15]. Transmissions via I<sup>2</sup>C bus have to take place in 16-bit words (two byte transfers, MSB sent first); thus for each register access two 8-bit data words must be sent or received via I<sup>2</sup>C bus.

Table 3-2: Subaddresses

Sub- address	l <sup>2</sup> C- Register	Function
68 <sub>hex</sub>	data	Controller writes to MAS 35xyH data register
69 <sub>hex</sub>	data	Controller reads from MAS 35xyH data register
6A <sub>hex</sub>	control	Controller writes to MAS 35xyH control register

# 3.2.3. Conventions for the Command Description

The description of the various controller commands uses the following formalism:

- Abbreviations used in the following descriptions:
  - a address
  - d data value
  - n count value
  - o offset value
  - r register number
  - x don't care
- A data value is split into 4-bit nibbles which are numbered zero-bound.
- Data values in nibbles are always shown in hexadecimal notation.
- A hexadecimal 20-bit number **d** is written, e.g. as  $\mathbf{d} = 17C63_{hex}$ , its five nibbles are  $d0 = 3_{hex}$ ,  $d1 = 6_{hex}$ ,  $d2 = C_{hex}$ ,  $d3 = 7_{hex}$ , and  $d4 = 1_{hex}$ .
- Variables used in the following descriptions:

dev_write	3A <sub>hex</sub>	device write
dev_read	3B <sub>hex</sub>	device read
data_write	68 <sub>hex</sub>	data register write
data_read	69 <sub>hex</sub>	data register read
control	6A <sub>hex</sub>	control register write
	nox	-

## Bus signals

- S Start
- P Stop
- A ACK = Acknowledge
- N NAK = Not acknowledge
- W Wait =  $I^2C$  clock line is held low while the MAS 35xyH is processing the current  $I^2C$  command
- Symbols in the telegram examples
  - < Start Condition
  - > Stop Condition
  - dd data byte
  - xx ignore

All telegram numbers are hexadecimal, data originating from the MAS 35xyH are shown in gray. Example:

<3A	68	dd dd>		write data to DSP
<3A	69	<3B dd	dd>	read data from DSP

Fig. 3–1 shows  $I^2C$  bus protocols for read and write operations of the interface; the read operation requires an extra start condition and repetition of the chip address with the read command ( $3B_{hex}$ ). Fields with signals/data originating from the MAS 35xyH are marked by a gray background. Note that in some cases, the data reading process must be concluded by a NAK condition.

Example: I2C write access



Fig. 3–1: I<sup>2</sup>C bus protocol for the MAS 35xyH (MSB first; data must be stable while clock is high)

#### 3.2.4. The Internal Fixed Point Number Format

In the following sections, two number representations are used: The fixed point notation 'v' and the 2's complement number notation 'r'.

The conversion between the two forms of notation is easily done (see the following equations).

$r = v^* 524288.0 + 0.5; \ (-1.0 \le v < 1.0) \tag{1}$	EQ 1)	
--	-------	--

v = r/524288.0; (-524288 < r < 524287) (EQ 2)

## 3.3. I<sup>2</sup>C Control Register (Code 6A<sub>hex</sub>)



The  $I^2C$  control register is a write-only register. Its main purpose is the software reset of the MAS 35xyH. The software reset is done by writing a 16-bit word to the MAS 35xyH with bit 8 set. The four least significant bits are reserved for task selection. In standard Dolby Digital/MPEG-decoding, these bits must always be set to 0.

Table 3-3: Control register bit assignment1)

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
x	x	x	x	x	x	x	R	0	0	0	0	Т3	T2	T1	Т0

1) x = don't care, R = reset, T3...T0 0 task selection

## 3.4. I<sup>2</sup>C Data Register (Codes 68<sub>hex</sub> and 69<sub>hex</sub>) and the MAS 35xyH DSP-Command Syntax

The DSP core of the MAS 35xyH has two RAM-banks denoted D0 and D1. The word size is 20 bits. All RAM-addresses can be accessed in a 20-bit or a 16-bit mode via I<sup>2</sup>C bus. For fast access of internal DSP-states, the processor core also has an address space of 256 data registers. All register and RAM addresses are given in hexadecimal notation.

The control of the DSP in the MAS 35xyH is done via the I<sup>2</sup>C data register by using a special command syntax. These commands allow the controller to access the DSP registers and RAM cells and thus monitor internal states, set the parameters for the DSP firmware, control the hardware, and even provide a download of alternative software modules.

The DSP commands consist of a "Code" which is sent to  $I^2C$  data register together with additional parameters.

S dev_w	rite W	А	data_write	А	Code,	А	,	А	
---------	--------	---	------------	---	-------	---	---	---	--

The MAS 35xyH firmware scans the I<sup>2</sup>C interface periodically and checks for pending or new commands. The commands are then executed by the DSP during its normal operation without any loss or interruption of the incoming data or outgoing audio data stream. However, due to some time critical firmware parts, a certain latency time for the response has to be expected. The theoretical worst case response time does not exceed 4 ms. However, the typical response time is less than 0.5 ms. Table 3–4 on page 22 shows the basic controller commands that are available by the MAS 35xyH.

Code (hex)	Command	Function
А	Read from register	Controller reads an internal register of the MAS 35xyH.
В	Write to register	Controller writes an internal register of the MAS 35xyH.
С	Read D0 memory	Controller reads a block of the DSP memory.
D	Read D1 memory	Controller reads a block of the DSP memory.
Е	Write D0 memory	Controller writes a block of the DSP memory.
F	Write D1 memory	Controller writes a block of the DSP memory.

Table 3-4: Basic controller command codes

Table 3–4 gives an overview of the different commands which the DSP-core may receive. The "Code" is always the first data nibble transmitted after the "data\_write" byte. A second auxiliary code nibble is used for the short memory access commands.

Because of the 16-bit width of the  $l^2$ C-data register, all actions always transmit telegrams with multiples of 16 data bits.

# 3.4.1. Read Register (Code A<sub>hex</sub>)

1) s	1) send command													
s	dev_write	W	А	data_	write	А	A	,r1	А	r0	,0	W	А	Ρ
2) ç	2) get register value													
s	dev_write	W	А	data_	read	А	S	dev_	read	W	А			
	x,x	А	х,	d4	W	А	d3	,d2	А	d1,	,d0	w	Ν	Ρ

The MAS 35xyH has an address space of 256 DSPregisters. Some of the registers ( $\mathbf{r} = r1,r0$  in the figure above) are direct control inputs for various hardware blocks, others control the internal program flow. In Section 3.5. on page 25, the registers of interest with respect to the Dolby Digital/MPEG-decoding firmware are described in detail. In contrast to memory cells, registers cannot be accessed as a block but must always be addressed individually.

#### Example:

Read the content of register (2E<sub>hex</sub>):

<3A	68	A2 E0>	define register
<3A	69	<3B xx xd dd d	and read

## 3.4.2. Write Register (Code Bhex)

S	dev_write	W	А	data_write A		<b>B</b> ,r1	А	r0,d4	W	А	
						d3,d2	А	d1,d0	w	А	Ρ

The controller writes the 20-bit value  $(\mathbf{d} = d4, d3, d2, d1, d0)$  into the MAS 35xyH register  $(\mathbf{r} = r1, r0)$ . A list of registers is given in Section 3.5. on page 25

Example: Disable automatic S/PDIF loop-through for DTS by writing the value  $1000_{hex}$  into the register with the number  $2E_{hex}$ :

<3A 68 B2 E0 10 00>

# 3.4.3. Read Memory (Codes Chex and Dhex)

The MAS 35xyH has 2 memory areas called D0 and D1. Both areas have different read and write commands. The memory areas D0 can be read by using the codes  $C_{\rm hex}$ .

1) send command (e.g. Read D0)

s	dev_write	W	А	data_write	А	С	,0	А	0	,0	W	А	
						n3	,n2	А	n1,	,n0	w	А	
						a3	,a2	А	a1,	,a0	w	А	Ρ
2) ç	get mem	ory	valu	е									
s	dev_write	w	А	data_read	А	s	dev	read	W	А			

S	dev_write	W	А	data_	read	А	S	dev_	read	W	А				
	x,x	А	x,d	14	×	Α	d3,	d2	А	d1,	,d0	W	А		
				rep		for	n da	ita v	alue	s					
	x,x	А	x,d	14	W	А	d3,	d2	А	d1,	,d0	W	Ν	Р	

The *Read D0 Memory* command gives the controller access to all 20 bits of D0-memory cells of the MAS 35xyH. The telegram to read three words starting at location D0:100 is

<3A 68 C0 00 00 03 01 00> <3A 69 <3B xx xd dd dd xx xd dd dd xx xd dd dd>

The Read D1 Memory command  $(D_{hex})$  is provided to get information from D1 memory cells of the MAS 35xyH.

## 3.4.4. Short Read Memory (Codes C4<sub>hex</sub> and D4<sub>hex</sub>)

Because most cells in the Dolby Digital user interface are only 16 bits wide, it is faster and more convenient to access the memory locations with a special 16-bit mode for reading:

1) send command (e.g. Short Read D0)

s	dev_write	w	А	data_write	А	<b>C,4</b> A 0,0 W A								
						n3,	n2	А	n1,	,n0	w	А		
						a3,	a2	А	a1	,a0	w	А	Ρ	
2) ç	get mem	ory	valu	е										
s	dev_write	W	А	data_read	Α	s	dev_	read	W	А				
						d3,	d2	А	d1,	,d0	w	А		
				repeat	for	n da	ita v	alue	s					
						d3,	d2	А	d1	,d0	w	Ν	Ρ	

This command is similar to the normal 20-bit read command and uses the same command codes  $C_{hex}$  and  $D_{hex}$  for D0 and D1-memory, respectively, however, it is followed by a  $4_{hex}$  rather than a  $0_{hex}$ .

MAS 35xyH

The *Short Read D1 Memory* command works similarly to the *Read D1 Memory* command but with the code  $D_{hex}$  followed by a  $4_{hex}$ .

Example: Read 16 bits of D1:123 has the following  $I^2C$  protocol:

<3A	68	D4 00	read 16 bits from D1
		00 01	one word to be read
		01 23>	start address
<3A	69	<3B dd (	dd> start reading

# 3.4.5. Write Memory (Codes E<sub>hex</sub> and F<sub>hex</sub>)

The memory areas D0 and D1 can be written by using the codes  $E_{hex}$  and  $F_{hex}$ , respectively.

e.g. Write D0

s	dev_write	W	А	data_write	А	<b>E</b> ,0	Α	0,0	w	А
						n3,n2	А	n1,n0	w	А
						a3,a2	А	a1,a0	w	А
						0,0	А	0,d4	w	А
						d3,d2	А	d1,d0	w	А
						repea	at fo	r n data	valu	es
						0,0	А	0,d4	w	А
						d3,d2	А	d1,d0	w	A

With the *Write D0/D1 Memory* command n 20-bit memory cells in D0/D1 can be initialized with new data.

Example: Write  $80234_{hex}$  to D0:FFB has the following I<sup>2</sup>C protocol:

<3A	68	Е0	00	write D0 memory
		00	01	1 word to write
		0F	Fb	start address FFB <sub>hex</sub>
		00	80	value = $80234_{hex}$
		02	34>	

# 3.4.6. Short Write Memory (Codes E4<sub>hex</sub> and F4<sub>hex</sub>)

e.g.	e.g. Short Write D0										
s	S dev_write W A data_write			А	E,4	А	0,0	W	А		
					Α	n3,n2	Α	n1,n0	w	А	
					А	a3,a2	А	a1,a0	w	А	
					А	d3,d2	А	d1,d0	w	А	
				repeat	for	n data v	alue	s			
					А	d3,d2	А	d1,d0	W	А	Ρ

For faster access, only the lower 16 bits of each memory cell are accessed. The four MSBs of the cell are cleared. The command uses the same codes  $E_{hex}$  and  $F_{hex}$  for D0/D1 as for the 20-bit command but followed by a 4 rather than a 0.

#### 3.4.7. Default Read

The *Default Read* command is the fastest way to get information from the MAS 35xyH. Executing the *Default Read* in a polling loop can be used to detect a special state during decoding.

s	DW	W	А	data_read	А	S	dev_read	W	А				
							d3,d2	А	d1,	,d0	w	Ν	Ρ

The *Default Read* command immediately returns the lower 16 bit content of a specific RAM location as defined by the pointer D0:FFB. The pointer must be loaded before the first *Default Read* action occurs. If the MSB of the pointer is set, it points to a memory location in D1 rather than to one in D0.

Example: For watching D1:123, the pointer D0:FFB must be loaded with 8123<sub>hex</sub>:

<3A	68	ЕO	00	write to D0 memory
	00	01		one word to write
	0F	Fb		start address FFB
	00	08		value = 8 <sub>hex</sub>
	01	23>	>	0123 <sub>hex</sub>

Now the *Default Read* commands can be issued as often as desired:

<3A 69 <3B	Default Read command
dd dd>	16 bit content of the
	address as defined by the pointer
<3A 69 <3B dd dd>	and do it again

# 3.5. Registers

In Table 3–5, the internal registers that are useful for controlling the MAS 35xyH are listed. They are accessible by Read/Write Register  $I^2C$  commands (see Section 3.4.1. and Section 3.4.2. on page 23).

Note: Registers not given in this table must not be written.

# Table 3-5: Command Register Table

Register Address (hex)	R/W	Function	Default (hex)	Name
2E		Loop-through and Sync Pin Control S/PDIF-Input	00000	Output_Conf
	W	bit[12] 0: automatic active loop-through if the input format at S/PDIF_in cannot be determined (default) 1: bit[1] controls loop-through		
	-	bit[11:2] reserved: do not change!		
	W	bit[1] 0: normal operation 1: connect SPDI_in to SPDIF OUT (loop-through)		
	R	bit[0] sync bit in case of AC-3 and MPEG signals, this bit will be automatically detected and set by internal software, it will not be set by PCM signals.		
4B	W	PIO Configuration	00000	PIO_Config
		Configuration of pins must be zero.		
48	R	PIO Data Input		PIO_Data_In
		The input level of every PI pin in the input mode can be read out of this register; the bit number corresponds to the PI number.		
		bit[n] 0: input is low bit[n] 1: input is high		
49	W	PIO Data Output		PIO_Data_Out
		The output level of every PI pin in the output mode can be defined by this register; the bit number corresponds to the PI number.		
		bit[n]0: output is lowbit[n]1: output is high		

Register Address (hex)	R/W	Function	Default (hex)	Name
СС	R/W	PIO Direction	00000	PIO_Direction
		Every bit switches the PI pin with the corresponding num- ber from input to output.		
		bit[n] 0: input mode bit[n] 1: output mode bit[14:16] must be zero if PI14, PI15, and PI16 are used as alternative inputs SID*, SII*, and SIC*.		
56	R	Incoming S/PDIF Channel Status Bits S/PDIF-Input		SPIOCS
		bit[19:0] mirrors first 20 channel status bits		

#### 3.6. Special Memory Locations and User Interface

Operation of the DSP and the interfaces can be observed and controlled via the memory locations of the user interface. These memory cells are located at the high end of the D0-RAM.

Status cells are written by the DSP and read by the controller, configuration cells are written by the controller and read by the DSP, hybrid cells can be written and read by either side.

# Note: Memory addresses not given in this table must not be accessed.

#### 3.6.1. Status Interface for Decoding

The following table contains the memory locations of the firmware status information. Addresses are hexadecimal, memory cell content is binary when written without indicator and hexadecimal when written with a hex-suffix.

Table 3-6: Status memory of	cells
-----------------------------	-------

Memory Address (hex)	Function			Mode	Name
D0:13A0	Sample Ra (Table 5.1 d	ate of Input I of ATSC Spe	<b>Bitstream</b> c. A/52)	Dolby Digital DTS MPEG PCM	UIS_FSCOD
	bit[1:0]	00 01 10 11	48 kHz 44.1 kHz 32 kHz not detected (default)		
D0:13A1	Bit Stream (Section 5.	UIS_BSID			
	bit[4:0]				
	Bit streams incompatib the implem	s that have a le. In this cas nented firmwa	bsid higher than the decode se, the decoding is inhibited are is 8.	r's version number may be The version number for	
	Bit Stream	n Identificati	on (bsid)	DTS	
	bit[3:0]	0 <sub>hex</sub> f <sub>hex</sub>	current bsid value		
	Bit streams incompatib the implem specificatio	s that have a le. In this cas lented firmwa on. Revision 8	bsid higher than the decode se, the decoding is inhibited are is 7. Revision 0 - 6 will b 3 -15 will be incompatible wi	r's version number may be The version number for e compatible with this th this specification.	
	Note: see	description o	f D0:13d0 bit 17		

Memory Address (hex)	Function					Mode	Name	
D0:13A2	Bit Stream (Table 5.2	it Stream Mode (bsmod) Dolby Digital able 5.2 of ATSC Spec. A/52)						
	bit[2:0]	000 001 010 011 100 101 110 111 111	main main asso asso asso asso acmo acmo	audio service: co audio service: m ciated service: vis ciated service: he ciated service: dia ciated service: co ciated service: en od = 001, associa od = 010-111, ma	omplete main usic and effe sually impaire aring impaire alogue (D) mmentary (C nergency (E) ted service: in audio serv	e (CM) ects (ME) ed (VI) ed (HI) C) voice over (VO) rice: karaoke		
	channel (d directly de	ata stream) fr rived from the	om the Pc-pre	electing (D0:13D) S/PDIF input. Pr eambles of the S/	ior to this, th PDIF-data ([	e bsmod can be 00:13BD13C4).		
D0:13A3	Audio Coo (Table 5.3	<b>ding Mode (a</b> of ATSC Spec	<b>cmod)</b> . A/52	)		Dolby Digital DTS	UIS_ACMOD	
	DD: DTS:			bsmod != '111' this column	bsmod = '1	11' (Karaoke)		
	bit[2:0]	000 001 010 011 100 101 110 111	1+1 1/0 2/0 3/0 2/1 3/1 2/2 3/2	Ch1, Ch2 C L, R L, C, R L, C, R L, R, S L, C, R, S L, R, SL, SR L, C, R, SL, SR	Voice Over L, R L, M, R L, R, V1 L, R, V1, V L, R, V1, V L, M, R, V1	r (VO) 2 I, V2		
	For user in	formation: ind	icates	the applied main	channel.			
D0:13A4	<b>Center Mi</b> x (Table 5.4	<b>x Level (cmix</b> of ATSC Spec	i <b>lev)</b> :. A/52	)		Dolby Digital	UIS_CLEV	
	bit[1:0]	00 01 10 11	0.707 0.599 0.500 reser nomi respe	7 (–3.0 dB) 5 (–4.5 dB) 0 (–6.0 dB) ved (–6.0 dB), nal downmix leve ect to left and righ	l of center w t channels	ith		
	Used in the	e internal algo	rithm.					
D0:13A5	Surround (Table 5.5	Mix Level (su	urmixl a. A/52	ev) )		Dolby Digital	UIS_SLEV	
	bit[1:0]	00 01 10 11	0.707 0.500 0 reser nomi	7 (–3.0 dB) 0 (–6.0 dB) rved (–6.0 dB), nal downmix leve	l of surround	channels		
	Used in the	e internal algo	rithm.					

Memory Address (hex)	Function Mode	Name
D0:13A6	Dolby Surround Mode (dsurmod) (Table 5.6 of ATSC Spec. A/52)Dolby Digital DTS	UIS_DSURMOD
	bit[1:0]00not indicated01not Dolby Surround encoded10Dolby Surround encoded11reserved (not indicated)	
	As soon as the audio is Dolby Surround encoded, the controller must activate the Dolby Pro Logic decoder (e.g. in the DPL 4519G) without any user interac- tion.	€
D0:13A7	Low Frequency Effects Channel (Ifeon)Dolby Digital(Section 5.4.2.7 of ATSC Spec. A/52)DTS	UIS_LFEON
	bit[0] 0 LFE off 1 LFE on	
	The user may want to choose a different output configuration depending on the availability of the LFE.	
D0:13A8	Dialogue Nomalization (dialnorm)Dolby Digital(Section 5.4.2.8 of ATSC Spec. A/52)DTS	UIS_DIALNORM
	bit[4:0] 00 <sub>hex</sub> reserved 01 <sub>hex</sub> –1 dBFS 1F <sub>hex</sub> –31dBFS average dialog level Used in the internal algorithm.	
D0:13AA	Language Code (langcode, langcod)Dolby Digital(Sections 5.4.2.11 and 5.4.2.12 of ATSC Spec. A/52)	UIS_LANGCOD
	bit[15:0] FFFF <sub>hex</sub> langcode = 0 (langcod nonexistent in stream)	
	bit[7:0] langcod	
	The controller may check all S/PDIF data streams (channels) for the desired language.	
D0:13AB	Mixing Level and Room TypeDolby Digital(audprodie, mixlevel, roomtyp)(Sections 5.4.2.13, 5.4.2.14 and 5.4.2.15 of ATSC Spec. A/52)	UIS_MIXLEVEL_ ROOMTYP
	bit[15:0] FFFF <sub>hex</sub> audprodie = 0 (mixlevel, roomtyp nonexistent in data stream)	
	bit[6:2] mixlevel	
	bit[1:0] roomtyp	
	For user information.	
D0:13AC	Dialogue Nomalization 2 for Dual Mono Mode 1+1Dolby Digital(dialnorm2)(Section 5 4 2 16 of ATSC Spec. A/52)	UIS_DIALNORM2
	bit[4:0] 01 <sub>hex</sub> 1F <sub>hex</sub> average dialog level –1dB–31dB	
	below 100% digital 00 <sub>hex</sub> reserved	
	Used in the internal algorithm.	

Memory Address (hex)	Function			Mode	Name
D0:13AE	Language Dual Mon (Section 5.	• Code 2 for ( o Mode 1+1 ( .4.2.19 and 20	<b>Ch2 in</b> J <b>angcod2e, langcod2)</b> D of ATSC Spec. A/52)	Dolby Digital	UIS_LANGCOD2
	bit[15:0]	FFFF <sub>hex</sub>	langcod2e = 0 (langcod2 no	nexistent in stream)	
	bit[7:0]		langcod2		
	Used in the	e internal algo	prithm.		
D0:13AF	Mixing Le Dual Mon (Section 5.	<b>vel and Roo</b> r o Mode 1+1 ( .4.2.21, 22 an	<b>n Type for Ch2 in</b> audprodi2e, mixlevel2, roon d 23 of ATSC Spec. A/52)	Dolby Digital ntyp2)	UIS_MIXLEVEL2_ ROOMTYP2
	bit[15:0]	FFFF <sub>hex</sub>	audprodi2e = 0 (mixlevel2, r in stream)	oomtyp2 nonexistent	
	bit[6:2]		mixlevel2		
	bit[1:0]		roomtyp2		
	For user in	formation.			
D0:13B0	Copyright Bit (copyrightb) (Section 5.4.2.24of ATSC Spec. A/52)			Dolby Digital DTS	UIS_COPYRIGHT B
	bit[0]	0 1	not protected protected by copyright (copy	/ prohibited)	
D0:13B1	<b>Original B</b> (Section 5.	<b>Sit Stream (or</b> 4.2.25 of ATS	<b>rigbs)</b> SC Spec. A/52)	Dolby Digital	UIS_ORIGBS
	bit[0]	0 1	copy of a bit stream original bit stream		
	Original Bi	t Stream (orig	ıbs)	DTS	
	bit[10]	01 10 11	first generation second generation original bit stream		
	valid if cop	yrightb = 0			
D0:13B2	Time Code (Section 5.	<b>e 1</b> .4.2.27of ATS	C Spec. A/52)	Dolby Digital DTS	UIS_TIMECOD1
	bit[15:0]	FFFF <sub>hex</sub>	timecod1e = 0 (time code 1	nonexistent)	
	bit[13:0]	non	time code 1(first half)		
	bit[13:9]		time in hours (023 valid)		
	bit[8:3]		time in minutes (059 valid)	)	
	bit[2:0]		time in 8-second increments	6 (0 = 0 seconds) (1 = 8 seconds)	
				(7 = 56 seconds)	
	For externa	al synchroniza	ation purposes.		
	Note: DTS	: if TIMEF = 0	) this value will always be FFF	F <sub>hex</sub>	

	Memory Address (hex)	Function			Mode	Name
	D0:13B3	Time Code 2 (Section 5.4.2.28of ATSC Spec. A/52)			Dolby Digital DTS	UIS_TIMECOD2
		bit[15:0]	FFFF <sub>hex</sub>	timecod2e = 0 (time code 2 none	existent)	
		bit[13:0]		time code 2 (second half)		
		bit[13:11]		time in 8-second increments, see	e time code 1	
		bit[10:6]		time in frames (029 valid)		
		bit[5:0]		time in 1/6 frames		
		For externa				
		Note: DTS				
	D0:13B4	<b>Dynamic F</b> (Section 5.4	Range Gain V 4.3.3 and 5.4	Word (dynrnge, dynrng) 4.3.4 of ATSC Spec. A/52)	Dolby Digital	UIS_DYNRNG
		bit[15:0]	FFFF <sub>hex</sub>	dynrnge = 0 (dynrng nonexistent	in stream)	
		bit[7:0]		current dynrng / RANGE value		
		Used in the internal algorithm.				
		Dynamic Range Gain Word (dynf, RANGE)			DTS	
		bit[15:0]	FFFF <sub>hex</sub>	dynf nonexistent in stream		
		bit[19:0]		current RANGE value (15bit man	tissa, 4bit exp.)	
	D0:13B5	Dynamic Range Gain Word 2 for Ch2 in dual mono mode (dynrng2e, dynrng2) (Section 5.4.3.5 and 5.4.3.6 of ATSC Spec. A/52)			Dolby Digital	UIS_DYNRNG2
		bit[15:0]	FFFF <sub>hex</sub>	dynrng2e = 0 (dynrng2 nonexiste	ent in stream)	
		bit[7:0]		current dynrng value		
		Used in the	e internal algo	orithm.		
	D0:13B6	Karaoke F	lag		Dolby Digital	UIS_
		bit[0]	0 1	no Karaoke info in bit stream Karaoke info in bit stream		KARAOKEFLAG
		AUX			DTS	UIS_AUX
		bit[12:0]	bit[12:0] Memory address of auxiliary data bytes			
		bit[18:13] Auxiliary data byte count. Present if auxiliary data appended at end of frame		data bytes are		
		bit[19]	Auxiliary da	ata flag		
	D0:13B7	Frame Count Dolby Digital MPEG			UIS_FRAME_ COUNTER	
		bit[19:0]		counts 0, 1, 2, 3, 4,, 1048575 (	(= FFFFF <sub>hex</sub> ), 1,	

Memory Address (hex)	Function			Mode	Name
D0:13B8	MPEG Hea	der Bits 12	.31	MPEG	UIS_MPEG_
	bit[19]		ID (must be 1 for MPEG-1)		HEADER
	bit[18:17]	00 01 10 11	Layer reserved Layer 3 Layer 2 Layer 1		
	bit[16]	0 1	Protection CRC no CRC		
	bit[15:12]	0 <sub>hex</sub> 1 2 3 4 5 6 7 8 9 a b c d e f	bit rate (see table in IEC 11172-3, Layer 2) free 32 48 56 64 80 96 112 128 160 192 224 256 320 384 forbidden		
	bit[11:10]	00 01 10 11	sampling frequency (MPEG-1 Layer-2) 44.1 kHz 48 kHz 32 kHz reserved		

Memory Address (hex)	Function		Mode	le	Name
D0:13B8	bit[9]		padding bit		
(continued)	bit[8]		private bit		
	bit[7:6]	00 01 10 11	Mode stereo joint stereo dual channel reserved		
	bit[5]	0 1	Joint Stereo Mode Extension ms_stereo off on		
	bit[4]	0 1	Joint Stereo Mode Extension Intensity Stereo off on		
	bit[3]	0 1	Copyright not protected protected		
	bit[2]	0 1	Original/Copy copy original		
	bit[1:0]	00 01 10 11	Emphasis none 50/15 μs reserved CCITT J.17		

Memory Address (bex)	Function			Mode	Name
D0:13B8	Protection (CPF)				
(continued)	bit[11]	0	no CRC		HEADER
	RATE	1	CRC		
	bit[10:6]	00hex 01hex 02hex 03hex 04hex 05hex 06hex 07hex 08hex 09hex 06hex 10hex 12hex 13hex 16hex	32 kbps 56 kbps 64 kbps 96 kbps 112 kbps 128 kbps 192 kbps 557 kbps 256 kbps 320 kbps 384 kbps 448 kbps 512 kbps 576 kbps 576 kbps 768 kbps 960 kbps 1024 kbps 1152 kbps 1280 kbps 1344 kbps 1411.2 kbps 1444 kbps 1408 kbps 1411.2 kbps 1536 kbps 1920 kbps 2048 kbps 3072 kbps 3840 kbps 3072 kbps 3840 kbps open variable lossless		
	PCMR			DTS	
	bit[5:1]	10 <sub>hex</sub> 14 <sub>hex</sub> 18 <sub>hex</sub>	16 bits 20 bits 24 bits		
	HDCD			DTS	
	bit[0]	copy of H	DCD in bit stream		
D0:13B9	MPEG Status		MPEG	UIS_MPEG_	
	bit[5]	0 1	mono stereo		51ALUS
	bit[4]	1	CRC error		
	bit[3:2]	>0	other decoding error (not enough data)		
	bit[1:0]	>0	header error		

Memory Address (hex)	Function		Mode	Name
D0:13BB	Global Op	eration Statu	us (GOS) All	UIS_GOS
	bit[7:5] GOS_Type 0 1 2 3 46 7		GOS_NODEC, not decodable GOS_PCM_WARN, channel status not plausible GOS_DATA, data type GOS_PCM reserved GOS_I2S	
	bit[4:1]	Appl_Type 0 1 2 3 4 5 15	AC-3 MPEG Layer-2 PCM time code noise generator DTS unknown	
	bit[0]	0 1	unsynchronized (default) valid bit stream detected	
	This status cell reflects the result of the decoding with the parameters given. If an incorrect input data type (D0:13D0) is selected, the input data stream will not be decodable. The GOS_PCM_WARN-flag is set when the S/PDIF-channel status indicates PCM-encoded audio, but valid synchronization headers (Dolby Digital or MPEG) are found.			
D0:13BC	Bit Stream Information S/PDIF-Input			UIS_DSI
	each bit:	1 0	channel available channel not available	
	bit[7]		bit stream number 7	
	bit[0]		bit stream number 0	
	Available bit streams (channels) in the S/PDIF-data.			

Memory Address (hex)	Function		Mode	Name
D0:13BD  D0:13C4	Pc Information of S         (Section 4.4.3 of Ani         bit[15:13]       0 <sub>hex</sub> 7         bit[12:8]         bit[7]       0         1         bit[6:5]	Selected Data Stream (burst_info) hex B of ATSC Spec. A/52) hex channel number (data_stream_r data_type_dependent, see below error flag (error_flag) data may be valid data burst may contain errors reserved	<b>S/PDIF-Input</b> number) w	UIS_PC <i>, i = 07</i>
	bit[4:0] 00 <sub>hex</sub> 01 <sub>hex</sub> 02 <sub>hex</sub> 03 <sub>hex</sub> 04 <sub>hex</sub> 05 <sub>hex</sub> 06 <sub>hex</sub> 07 <sub>hex</sub> 08 <sub>hex</sub> 09 <sub>hex</sub> 0A <sub>hex</sub> 0E <sub>hex</sub>	reserved AC-3 data reserved pause MPEG Layer-1 MPEG-1 Layer-2, 3, or MPEG-2 MPEG-2 data with extension reserved MPEG-2 Layer-1 low fs MPEG-1 Layer-2, 3 low fs reserved .D <sub>hex.</sub> DTS .1F <sub>hex.</sub> reserved	without extension	
	This memory cell mi the selected of eight			
	Meaning of Field data_type_dependentDolby DigitalAC-3: (Section 4.7 of Annex B of ATSC Spec. A/52)			
	bit[12,11] 00	reserved, shall be '00'		
	bit[10:8]	value of bsmod as described in D	00:13A2	
Table 3-6: Status memory cells, continued

Memory Address (hex)	Function	Ì		Mode	Name
D0:13C7	S/PDIF S	tatus		S/PDIF-Input	UIS_SP_STATUS
	bit[15]	S/PDIF	Input is synchronized while processing I2S		
		D0:13D0 0	0 [9] = 0 S/PDIF Input selected bit is always 0 (to be compatible with MAS	3528E)	
		D0:13D( 0 1	D [9] = 1 I <sup>2</sup> S Input selected S/PDIF Input not synchronized; no valid bi S/PDIF Input in sync; valid bit stream. Furt about the signal can be obtained from UIS UIS_PC <i>; i=07.</i>	it stream ther information S_DSI and	
	bit[3:2]	Parity E 0 >0	rror (only valid when processing S/PDIF Inp no error parity error	ut)	
	bit[1]	Data Mo 0 1	ode PCM compressed audio data		
	bit[0]	S/PDIF 0 1	Copy Active inactive active		
D0:13FC	MAS 35x	уН Туре		All	UIS_MASH_TYPE
	bit[15:0]	30 <sub>dec</sub> 29 <sub>dec</sub> 27 <sub>dec</sub>	MAS 35 <u>30</u> H-C6 MAS 35 <u>29</u> H-C6 MAS 35 <u>27</u> H-C6		
D0:1FF7	MAS 35x	MAS 35xyH Version All		UIS_MASH_	
	bit[15:0]	0201 <sub>hex</sub> 0203 <sub>hex</sub> 0206 <sub>hex</sub>	MAS 35xyH- <u>B3</u> MAS 35xyH- <u>C4</u> MAS 35xyH- <u>C6</u>		VERSION
D0:1FFF	Version I	Number		All	UIS_VERSION
	Returns t	he versior	n number of the ROM-code as ASCII		

#### 3.6.2. Control Interface for Decoding Operation

The following table gives the writable memory addresses of the control interface for the decoding firmware.

Table 3-7: Configuration memory cells

Memory Address (hex)	Function			Mode	Reset Value (hex)	Name
D0:13D0	I/O Contro	)I			00000	UIC_IO_CONTROL
	Version Nu	umber Che	ck	DTS		
	bit[17]	VerNum ( 0 1	Check DTS version number not che DTS version number checker for VerNum 0-7 bitstream is o for VerNum 8-15 bitstream is	cked d decoded; not decoded		
	Soft Mute			All		
	bit[15]	Soft Mute 0 1	Soft mute off Soft mute on			
	This switch	is providec	for user-controlled fast audio	mute.		
	CRC Chec	k		Dolby Digital MPEG		
	bit[14] CRC1 0 1		CRC1 on CRC1 off			
	bit[13]	CRC2 0 1	CRC2 on CRC2 off			
	<b>Dolby Digital:</b> CRC1 protects the header and 3/5 of the data, CRC2 protects the remaining 2/5 of the data. It is recommended that both AC-3 CRC-checks are enabled which yields to an automatic mute upon detection of an error. However, under special operating conditions (noisy channel), it may be advantageous to turn one (preferably CRC2) or both CRC-checks off. In this case, it is important to decrease the listening volume to prevent hearing injuries and damages to the equipment.					
	MPEG: For MPEG, only CRC1 is applied. It is recommended to enable CRC1 to avoid strong digital noise in case of deranged or unreliable signals.					

Memory Address (hex)	Function			Mode	Reset Value (hex)	Name
D0:13D0	S/PDIF Cha	annel Select	S	/PDIF	00000	UIC_IO_CONTROL
(continued)	bit[12:10]	000	S/PDIF channel select Channel 0			
		 111	Channel 7			
	The S/PDIF Their conte (D0:13B8	<sup>-</sup> may carry u nt is shown ir 13BF).	o to eight channels of compressed at the S/PDIF-Pc-preambles	udio.		
	Input and I	Mode Selecti	on	All		
	bit[18, 7:6]	000 001 010 011 100	Input data type Auto-detection AC-3 (Dolby Digital) MPEG Layer-2 PCM DTS			
	bit[9]	0 1	S/PDIF or I <sup>2</sup> S Input Select S/PDIF input I <sup>2</sup> S input			
	bit[8]	0 1	I <sup>2</sup> S input select I <sup>2</sup> S input at SID (word mode) Continuous data stream at SID (SII connected to ground)			
	Output Inte	erface Mode	I <sup>2</sup> S word strobe polarity	All		
	bit[5]	0 1	low = right, high = left high = right, low = left			
	bit[5]	0 1	default I <sup>2</sup> S output mode: invert word strobe	)		
	bit[1]	0 1	$I^2S$ output channels 1 × 8 channels 4 × 2 channels The clock and word strobe outputs and SOI apply to all 4 data outputs SODSOD3	SOC		
	bit[0]	0 1	I <sup>2</sup> S word strobe alignment WS changes at data word boundary WS changes one clock cycle in adv	y vance		
	Input Interface Mode I <sup>2</sup> S word strobe alignment All			All		
	bit[4]	0 1	WS changes at data word boundary WS changes one clock cycle in adv	y vance		
	bit[3]	0 1	I <sup>2</sup> S word strobe polarity low = right, high = left high = right, low = left			
	bit[2]	0 1	default invert clock			

Memory Address (hex)	Function				Mode	Reset Value (hex)	Name
D0:13D1	Noise Ger (Sec. 4.10	<b>nerator</b> .2 of Dolt	by Digital Licensee	e Informatio	All on Manual Issue 3)	00000	UIC_NOISE
	bit[7]	0 1	Noise gene Noise gene	rator off rator on			
	bit[6]	0 1	Noise type White noise Band-pass	shaped no	ise		
	bit[5:0]	00000 000010 000100 001000 010000 100000	1 L 0 C 0 R 0 LS 0 RS 0 LFE 0 No channel	selected			
	By combin put noise. pass filtere required st	ing the a The noise ed with a tepping a	ppropriate bits, mo e type can be sele maximum betwee ctions have to be i	ore than or ected betwe n 500 and initiated by	ne channel can out- een white and band- 1000 Hz. The the controller.		
D0:13D2	Center Ch (Sec. 4.10	annel De .1 of Dolt	<b>elay</b> by Digital LIM Issu	e 3)	Dolby Digital DTS Dolby Pro Logic II	00000	UIC_C_DELAY
	bit [2:0]	000	0 ms				
		 101	5 ms				
D0:13D3	Left Surro (Sec. 4.10 and Sec. 2	ound Cha .1 of Dolt 2.1.4 of P	<b>Innel Delay</b> by Digital LIM Issu ro Logic II LIM Iss	e3 ue1) <b>[</b>	Dolby Digital DTS Dolby Pro Logic II	00001	UIC_SL_DELAY
	Dolby Digi Pro Logic	tal II	all Modes Music Mode Matrix Mode	Movie M PL Emu	1ode lation		
	bit[3:0]	0000	0 ms	10 ms			
		1111	 15 ms	 25 ms			
	For Dolby the delay is	Pro Logio s automa	c II in Movie and in tically extended by	i Pro Logic y 10 ms.	Emulation Mode,		
D0:13D4	Right Sur (Sec. 4.10 and Sec. 2	round Cl .1 of Dolk 2.1.4 of P	<b>nannel Delay</b> by Digital LIM Issu ro Logic II LIM Iss	e3 ue1) <b>[</b>	Dolby Digital DTS Dolby Pro Logic II	00000	UIC_SR_DELAY
	Dolby Digi Pro Logic	tal II	all Modes Music Mode Matrix Mode	Movie M PL Emu	lode lation		
	bit[3:0]	0000	0 ms	10 ms			
		1111	 15 ms	 25 ms			
	For Dolby the delay is	Pro Logio s automa	tically extended by	ı Pro Logic y 10 ms.	Emulation Mode,		

	Memory Address (hex)	Function	Mode	Reset Value (hex)	Name
	D0:13D5	LFE Channel Enab	le Dolby Digital DTS	00001	UIC_OUT_LFE
		bit[0] 1 0	Route LFE Channel to subwoofer output (if it exists in stream) enable LFE disable LFE		
		The subwoofer outp channels depending ables only content o	ut is assembled from the LFE and the other on the Output Configuration. This switch dis- oming from the LFE.		
I	D0:13D6	Output Mode Cont (Section 7.8 of ATS)	rol (Downmix)Dolby DigitalC Spec. A/52)DTSDolby Pro Logic II	00007	UIC_OUT_MODE_ CTRL
		bit[4:3] 00 01 10 11	Dual mono setting of Dolby C decoder, applicable only if Audio Coding Mode is dual mono (acmod = 0). The actual mixing depends on the number of available output channels (speakers). Stereo (straight output of both channels) Left Mono (channel 1) Right Mono (channel 2) Mixed Mono (sum of both channels)		
		bit[2:0] 000 001 010 011 100 101 110 111	Listening Mode Selector Defines the number of available (desired) output channels (loudspeakers). 2/0 L, R Dolby Surround compatible 1/0 C 2/0 L, R 3/0 L, C, R 2/1 L, R, S 3/1 L, C, R, S 2/2 L, R, SL, SR 3/2 L, C, R, SL, SR		
		These downmixing options are independent of the setting of the Extra Stereo Output (D0:13DE).			
		Undesired channels by muting the outpu tively.	can be muted by setting the volume to zero or ts in the DPL 4519G or MSP 44x0G, respec-		
		Only listening mode transmitted.	s 1/0, and 2/0 should be used if dual mono is		
		<b>Note:</b> other values of not mentioned must	or combinations of bits must not be written, bits be set to 0.		

Memory Address (hex)	Function Mode	Reset Value (hex)	Name
D0:13D7	Compression ControlDolby Digital(Operational Modes, Dialog Normalization)(Sec. 3.7 of Dolby Digital Licensee Information Manual, Issue 3)	00001	UIC_ COMPRESSION_ CONTROL
	bit[1:0]       Setting of Dolby C decoder         00       Custom Mode 0 (analog dialog normalization)         01       Custom Mode 1 (internal digital dialog normalization)         10       Line Mode 11         11       Compression RF out         The implemented dynamic range compression uses the transmitted variables dynrng, compr, and dialnorm. In Line Mode and in the Custom Modes, the dynamic compression may be scaled down by using the user-controlled high-level cut and low-level boost factors.         Note that in Custom Mode 0, the effect of dynrng must be implemented in the analog part of the audio equipment.         Note that in the Custom Mode downmix, an internal digital attenua-		
	tion of 11 dB is applied that must be compensated externally.		
D0:13D8	<b>High-Level Cut Compression Scale Factor Dolby Digital</b> (Sec. 3.7 and Sec. 4.11.9 of Dolby Digital Licensee Information Man- ual, Issue 3)	7FFFF	UIC_CUT_X
	This factor scales down potential attenuation (i.e. dynamic compression) of loud portions of the audio as defined by dynrng. High-Level Cut is only used in Line Mode (except in downmix) and in the Custom Modes.		
	Note: In order to prevent clipping due to the downmixing in the Custom and Line Modes, the High-Level Cut Compression Scale Factor must always be left at 7FFF <sub>hex</sub> when the Extra Stereo Output (D0:13DE) is used in conjunction with non-downmixed channels (D0:13D6). Please refer to section 4.5.8. of Dolby Digital Licensee Information Manual, Issue 3.		
D0:13D9	Low-Level Boost Compression Boost Factor Dolby Digital (Sec. 3.7 and Sec. 4.11.9 of Dolby Digital Licensee Information Man- ual, Issue 3)	7FFFF	UIC_BOOST_Y
	bit[19:0] 00000 <sub>hex</sub> (full dynamic)7FFFF <sub>hex</sub> (full compression)		
	This factor scales down potential amplification (i.e. dynamic com- pression) of weak portions of the audio as defined by dynrng. Low- Level Boost is only used in Line Mode and in the Custom Modes.		

|--|

Memory Address (hex)	Function Mode	Reset Value (hex)	Name
D0:13DA	Bass ManagementAll(see chapter 2.9.10.3.;Sec. 4.7 of Dolby Digital Licensee Information Manual Issue 3)	00000	UIC_POST_ PROCESSING
	bit[4:0]00000Direct loop-through of all six channels without channel mixing01000Dolby Configuration 001001Dolby Configuration 101001Dolby Configuration 201010Dolby Configuration 201011Dolby Alternative Configuration 201100Dolby Configuration 3 (No SubwooferOut)01101Dolby Configuration 3 (Subwoofer Out)01101Multichannel Source Products (I)01111Multichannel Source Products (II)11000B2C (Bass to Center)		
	<b>Note:</b> If Bass Management is enabled, high processor clock must be selected (D0:13DF; bit16=1) The LFE-content can be disabled in D0:13D5. The output configurations can be used for all input formats. How- ever, for MPEG and PCM-data, only the L and R input channels will carry information.		
	Cross-Over Frequency (LP and complementary HP) All		UIC_CROSSOVER
	bit[15:8] 0 <sub>dec</sub> 100 Hz (compatible with Type 2)		_FREQ
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
D0:13DD	Karaoke Mode Dolby Digital	00003	UIC_KARAOKE_
	bit[1:0] 00 no vocals 01 vocal 1 10 vocal 2 11 vocal 1 (left) + vocal 2 (right)		MODE
D0:13DE	Extra Stereo Output (Lt/Rt or Lo/Ro)         Dolby Digital (surround encoded)	00000	UIC_DOWNMIX_ MODE
	bit[0] 0 Lt/Rt stereo output 1 Lo/Ro stereo output		
	For headphone operation, the 2-channel output can be switched to the Lo/Ro-mode.		
	<b>Note:</b> In order to prevent clipping due to the downmixing in the Custom and Line Modes, the High-Level Cut Compression Scale Factor (D0:13D8) must always be left at $7FFFF_{hex}$ when the Extra Stereo Output is used in conjunction with non-downmixed channels (D0:13D6).		

Memory Address (hex)	Function		Mode	Reset Value (hex)	Name
D0:13DF	Output Cle bit[19]	ock Scaling 0 1	All CLKO off enable CLKO disable CLKO	80004	UIC_OUT_CLK_ SCALE
	bit[18:17]	0 1 2 3	Division factor applied to the internal reference clock (see Table 2–2 on page 19) for the CLKO-output divide reference clock by 1 divide by 2 divide by 4 divide by 8		
	bit[16]	0 1	Low/high system clock for Dolby Digital (please refer to Table 2–1 on page 10) 61/56/40 MHz for 48/44.1/32 kHz 73/67/49 MHz for 48/44.1/32 kHz		
	Sets the pr clock frequ input signa	ocessor clock encies are co I by a PLL.	and the output clock at pin CLKO. The upled to the audio data sampling rate of the		
	The high clock frequencies have to be used if the internal Dolby Dig- ital Bass Management is used.				
	Auxiliary Interface Control All				UIC_AUX_
	bit[11]	0 1	Tristate SO* (SOI, SOC, SOD, SOD13) enable SO* output tristate SO* output		INTERFACE_CTRL
	bit[10:7]	0	reserved (set to 0)		
	bit[6]	0 1	S/PDIF input select select SPDI input select SPDI2 input		
	bit[5:3]	0	reserved (set to 0)		
	bit[2]	0 1	SO* Impedance low impedance high impedance		
	bit[1]	0 1	Serial input select select SID, SII, SIC select SID*, SII*, SIC*		
	bit[0]	0	reserved		
	Input/outpu	ut interface se	lections.		

Table 3–7:	Configuration	memory	cells.	continued
	Connigaration	moniory	00110,	oonanaoa

Memory Address (hex)	Function	Mod	e Reset Value (hex)	Name
D0:13E0	PCM/MPEG De-empha bit[1:0] 00	sis Control MPEG/PCM De-emphasis automatic detection (only for PCM via S/PDIF and all MPEG-inputs, no deem-	00000	UIC_DEEMPHASE _CONTROL
	01 10 11	phasis if PCM via I-S-input is selected) 50/15 μs de-emphasis no de-emphasis J17 de-emphasis		
	PCM-signals coming via ded de-emphasis inform fore be initiated by the c	the serial interface do not contain embed ation. The correct de-emphasis must ther ontroller.	<del>)</del> -	
	PCM-signals coming via streams contain such in tion should be enabled t	the S/PDIF-interface and MPEG-data formation. In this case, the automatic dete o achieve the correct de-emphasis.	>	
	Volume Control	Α	1	
D0:13E1 D0:13E2 D0:13E3 D0:13E4 D0:13E5 D0:13E6 D0:13E7 D0:13E8	Volume left channel Volume center channel Volume right channel Volume surround left cha Volume subwoofer chan Volume stereo left chan Volume stereo right chan bit[15:8] 7F <sub>hex</sub>  73 <sub>hex</sub>  01 <sub>hex</sub> 00 <sub>hex</sub>	annel hannel nel hnel +12 dB 0 dB –114 dB mute	07300 (all)	UIC_L_VOLUME UIC_C_VOLUME UIC_R_VOLUME UIC_SL_VOLUME UIC_SR_VOLUME UIC_LFE_ VOLUME UIC_L_ST_ VOLUME UIC_R_ST_ VOLUME
	The resolution is 1 dB/st	ep.		
D0:13EA	S/PDIF Channel Status	Bits Control	I 01904	UIC_CHANNEL
	bit[15]	L-bit (generation status)		_STATUS
	bit[14:8]	category code		
	bit[7:6]	should be "0"		
	bit[5:3]	should be "0"		
	bit[2]	cp-bit (copyright protection)		
	bit[1]	should be "0" for PCM output		
		should be "0" for consumer use	_	
	is inactive if S/PDIF loop	atus word in the S/PDIF output. This contr p-through is selected.	וכ	
	Note: It must be made s Incorrect settings may a	sure that bits 2, 8,, 15 are set correctly. ffect the ability to make digital copies.		

Memory Address (hex)	Function		Mode	Reset Value (hex)	Name
D0:13EE	Operational Mode (Sec. 2.2 of Pro Lo	es Dolt ogic II LIM Issue 1)	oy Pro Logic II	00000	UIC_DPL_ STANDARD
	Pro Logic II Stand	dard Modes			
	bit[2:0] 000	Movie Mode Autobalance Surround Filter Surround Coherence (RS Inv.) Panorama Mode Center Width Control Dimension Control	enabled No enabled disabled disabled neutral (3)		
	001	Music Mode Autobalance Surround Filter Surround Coherence (RS Inv.) Panorama Mode Center Width Control Dimension Control	disabled Shelf disabled User defined User defined User defined		
	010	Virtual compatible Mode Autobalance Surround Filter Surround Coherence (RS Inv.) Panorama Mode Center Width Control Dimension Control	enabled No disabled disabled disabled neutral (3)		
	011	<b>Pro Logic Emulation</b> Autobalance Surround Filter Surround Coherence (RS Inv.) Panorama Mode Center Width Control Dimension Control	enabled 7-kHz LP disabled disabled disabled neutral (3)		
	100	Matrix Mode Autobalance Surround Filter Surround Coherence (RS Inv.) Panorama Mode Center Width Control Dimension Control	disabled Shelf disabled disabled disabled neutral (3)		
	101	– (do not use!)			
	110	<b>Custom Mode</b> Surround Filter Surround Coherence (RS Inv.) Autobalance Panorama Mode Center Width Control Dimension Control	User defined User defined User defined User defined User defined User defined		
	111	Off (Bypass Mode)			

Memory Address (hex)	Function Mode	Reset Value (hex)	Name
D0:13EE (continued)	Operational ModesDolby Pro Logic II(Sec. 2.2 of Pro Logic II LIM Issue 1)	00000	
	Surround Filter		UIC_DPL_MODE_
	bit[4:3] 00 No 01 Shelf 10 7kHz LPF		SURR_FILT
	Surround Coherence		UIC DPL MODE
	bit[5] 0 RS Polarity Inversion disabled 1 RS Polarity Inversion enabled		RS_POL
	Auto-Balance		UIC DPL MODE
	bit[6] 0 enabled 1 disabled		AUTO_BAL
	Panorama Mode		UIC_DPL_MUSIC_
	bit[7] 0 disabled 1 enabled		PANORAMA
	Pro Logic II Input Matrix		UIC_DPL_MATRIX
	bit[9:8] 00 Stereo or AB 01 Sound A 10 Sound B		
D0:13ED	Music Mode Controls         Dolby Pro Logic II           (Sec. 2.1 of Pro Logic II LIM Issue 1)         Dolby Pro Logic II	06060	
	Center Width Control		UIC_DPL_MUSIC_
	see also "Table 2-2 Center Width Control Levels" of LIM Dolby Pro Logic II		
	Control         Angle         C Lev.(dB)         L/R Lev.(dB)           bit[7:5]         000         0         00.0°         0.0         off           001         1         20.8°         -0.6         -12           010         2         28.0°         -1.1         -9.6           011         3 (default)         36.0°         -1.8         -7.6           100         4         54.0°         -4.6         -4.8           101         5         62.0°         -6.6         -4.1           110         6         69.2°         -9.0         -3.6           111         7         90.0°         off         -3.0		
	This control allows center-channel sounds to be positioned between the center speaker and the left/right speakers over a range of eight steps. Step "3" uses a combination of all three front speakers to give the best vocal imaging and most seamless soundstage presenta- tion, and is recommended for most recordings. Step "0" places all center sound in the center speaker. Step "7" places all center sound equally in the left/right speakers, just as in conventional stereo.		

Memory Address (hex)	Function	Mode	Reset Value (hex)	Name
D0:13ED (continued)	Music Mode Controls (Sec. 2.1 of Pro Logic II LIM I	Dolby Pro Logic II ssue 1)	06060	
	Dimension Control			UIC_DPL_MUSIC_
	bit[15:13] 000 0 001 1 010 2	Most Center		DIMENSION
	011 3 (default) 100 4 101 5	Neutral		
	110 6	Most Surround		
	This control allows the user to towards the front or the rear. T desired balance from all the s may contain either too much of recommended setting, which and 0 gradually move the sour move the sound towards the s			
	<b>Note:</b> Center Width Control a lution may be implemented in MAS 35xyH. Therefore, bits[4]	nd Dimension Control with higher reso- firmware in a later version of the :0] and bits[12:8] must be set to 0.		

## 3.6.3. Hybrid User Interface Cells

Table 3-8: Hybrid User Interface Cells

Memory Address (hex)	Function		Reset Value (hex)	Name
D0:13FF	Message C	constants All	00000	UIH_LAST_
	Messages			MESSAGE
	bit[19:0]			
	0	no error		
	8	all errors with an error number higher or equal to		
		this error number cause a restart		
	9	S/PDIF: sync lost during look for Pa, Pb, Pc, Pd		
	10	S/PDIF: sync lost during operation		
	11	Data Stream Error (Pa not correct)		
	12	Data Stream Error (PD not correct)		
	13	Data Stream Error (Pc not correct)		
	14	l <sup>2</sup> S time-out error		
	16	no input data type selected in $l^2$ S input mode		
	10	(i.e. auto-detection is ON)		
	17	input type over S/PDIF changed from pcm to data		
	18	AC-3: initial waiting time out		
	19	AC-3: sync waiting time out		
	20	AC-3: sync lost		
	21	AC-3: header corrupted		
	22	AC-3: CRC1 wait time-out		
	23	AC-3: CRC1 fail		
	24	AC-3: CRC2 wait time-out		
	25	AC-3: CRC2 fail		
	26	selected bit-stream-number not available		
	27	PCM recognition inconsistent, restart		
	28	DAIA TYPE in Burstinto not AC-3, PCM, MPEG, or DTS.		
	29	AC-3 - Sampling frequency changed		
	30	invalid exponents detected		
	31	S/PDIF: Input type chosen manually (not autodetected)		
	32	AC3: Input buffer overrun		
		<ul> <li>the input pointer overwrites the actual frame</li> </ul>		
	33	S/PDIF input parity error		
	40	MPEG: sampling frequency changed		
	41	MPEG no header found		
	42	MPEG: no Layer 2 header found		
	43	MPEG: restart forced		
	44	MPEG: not enough data to decode		
	45	MPEG: S/PDIF error		
	40	MPEG: input time out		
	47	MPEG: sync arror		
	40	MPEG: data rate too high (probably PCM input)		
	50			
	50			
	52			
	53			

Memory Address (hex)	Function		Reset Value (hex)	Name
D0:13FF (continued)	54 55 56 57 58 59 60 61 62 63 64 65 66 70 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 The latest n troller shoul memory loc After readin writing a "0'	LM_SL_DELAY LM_QUT_LFE LM_OUT_MODE_CONTROL LM_COUT_K LM_COMPRESSION_CONTROL LM_CUT_X LM_BOOST_Y LM_POST_PROCESSING LM_SAMP_FREQ LM_OUTN_CHANNELS LM_KARAOKE_MODE LM_OUTN_CHANNELS LM_KARAOKE_MODE LM_OUT_CLK_SCALE PCM: Sampling frequency changed in PCM Mode DTS: LOST_SYNC DTS: WRONG_DSYNC DTS: WRONG_DSYNC DTS: NBLKS_ERROR DTS: FS_CHANGED DTS: FS_CHANGED DTS: FS_CHANGED DTS: VERNUM_ERROR DTS: VERNUM_ERROR DTS: VERNUM_ERROR DTS: SUBS_ERROR DTS: SUBS_ERROR DTS: SUBS_ERROR DTS: SUBS_ERROR DTS: SC_ERROR DTS: AUXCT_ERROR DTS: AUXCT_ERROR DTS: AUXCT_ERROR DTS: AUDIOHuff_ERROR DTS: AUDIOHuff_ERROR DTS: AUDIOHuff_ERROR DTS: AUDIOHuff_ERROR DTS: AUDIOHuff_ERROR DTS: AUDIOHuff_ERROR DTS: AUDIOHuff_ERROR DTS: TIMEOUT_FINDSYNC DTS: TIMEOUT_FINDSYNC DTS: TIMEOUT_SPDIFWAIT1 DTS: TIMEOUT_SPDIFWAIT2 DTS: TIMEOUT_SPDIFWAIT3 DTS: TIMEOU	00000	UIH_LAST_ MESSAGE

## Table 3-8: Hybrid User Interface Cells, continued

### 4. Specifications

## 4.1. Outline Dimensions



Fig. 4–1:

**PMQFP80-11:** Plastic Metric Quad Flat Package, **80** leads,  $14 \times 20 \times 2.7$  mm<sup>3</sup>, high standoff Ordering code: QA Weight approximately 1.68 g



Fig. 4–2:

**PLCC44-4:** Plastic Leaded Chip Carrier, 44 leads,  $16.6 \times 16.6 \times 4.15 \text{ mm}^3$ , die down, heat slug Ordering code: PR Weight approximately 2.61 g

PLCC44-4 is not intended for use in new designs.

#### 4.2. Pin Connections and Short Descriptions

NC = not connected, leave vacant LV = If not used, leave vacant OBL = obligatory, pin must be connected as described in application information VDD: connect to positive supply VSS: connect to ground

PLCC44-4 is not intended for use in new designs.

Pin No.		Pin Name	Туре	Connection	Short Description
PMQFP 80-11	PLCC 44-4			(If not used)	
1	7	AVSS	SUPPLY	OBL	Ground supply for analog circuits
2	-	NC			
3	-	NC			
4	6	TE	IN	VSS	Test enable
5	5	POR	IN	IN	OBL
6	4	I2CC	IN/OUT	OBL	I <sup>2</sup> C clock line
7	3	I2CD	IN/OUT	OBL	I <sup>2</sup> C data line
8	_	NC			
9	-	NC			
10	-	NC			
11	2	VDD	SUPPLY	OBL	Positive supply for digital parts
12	-	VDD	SUPPLY	OBL	Positive supply for digital parts
13	1	VSS	SUPPLY	OBL	Ground supply for digital parts
14	_	VSS	SUPPLY	OBL	Ground supply for digital parts
15	_	NC			
16	_	NC			
17	44	SYNC	OUT	LV	Reserved for frame synchronization
18	43	ТР	OUT	LV	Test pin
19	42	ТР	OUT	LV	Test pin
20	41	ТР	OUT	LV	Test pin
21	40	SPDI2	IN	LV	S/PDIF input 2
22	_	NC			
23	_	NC			
24	_	NC			
25	39	SPREF	IN	LV	S/PDIF input (reference)

Pin No.		Pin Name	Type Connection		Short Description	
PMQFP 80-11	PLCC 44-4			(If not used)		
26	38	SPDI	IN	LV	S/PDIF input 1	
27	_	NC				
28	_	NC		LV		
29	_	NC		LV		
30	_	NC		LV		
31	37	ТР	IN	VDD	Test pin	
32	36	ТР	IN	VDD	Test pin	
33	35	PI19	IN (OUT) <sup>1)</sup>	VSS	PIO data [19]	
34	34	PI18	IN (OUT) <sup>1)</sup>	VSS	PIO data [18]	
35	33	PI17	IN (OUT) <sup>1)</sup>	VSS	PIO data [17]	
36	32	SIC* (PI16)	IN (OUT) <sup>1)</sup>	VSS	PIO data[16], SIC* = alternative input for SIC	
37	31	SII* (PI15)	IN (OUT) <sup>1)</sup>	VSS	PIO data [15], SII* = alternative input for SII	
38	30	SID* (PI14)	IN (OUT) <sup>1)</sup>	VSS	PIO data [14], SID* = alternative input for SID	
39	_	NC		LV		
40	29	PI13	IN (OUT) <sup>1)</sup>	VSS	PIO data [13]	
41	_	NC		LV		
42	_	NC		LV		
43	28	PI12	IN (OUT) <sup>1)</sup>	VSS	PIO data [12]	
44	27	SOD	OUT	OBL	Serial output data	
45	26	SOI	OUT	OBL	Serial output frame identification	
46	25	SOC	OUT	OBL	Serial output clock	
47	24	PI8	IN (OUT) <sup>1)</sup>	VSS	PIO data [8]	
48	_	NC		LV		
49	_	NC		LV		
50	_	NC		LV		
51	_	NC		LV		
52	_	NC		LV		
53	_	NC		LV		
54	_	XVDD	SUPPLY	OBL	Positive supply for output buffers	

Pin	in No. Pin Name Type Connection Short Description		Short Description		
80-11	44-4			(if not used)	
55	23	XVDD	SUPPLY	OBL	Positive supply for output buffers
56	22	XVSS	SUPPLY	OBL	Ground for output buffers
57	-	XVSS	SUPPLY	OBL	Ground for output buffers
58	21	SID	IN	VSS	Serial input data
59	20	SII	IN	VSS	Serial input frame identification
60	19	SIC	IN	VSS	Serial input clock
61	18	PI4	IN (OUT) <sup>1)</sup>	VSS	PIO data [4]
62	-	NC		LV	
63	-	NC		LV	
64	-	NC		LV	
65	17	SPDIFOUT	OUT	LV	S/PDIF output
66	16	SOD3	OUT	LV	Serial output data 3
67	15	SOD2	OUT	LV	Serial output data 2
68	14	SOD1	OUT	LV	Serial output data 1
69	-	NC		LV	
70	-	NC		LV	
71	-	NC		LV	
72	-	NC		LV	
73	-	NC		LV	
74	-	NC		LV	
75	-	NC		LV	
76	13	CLKO	OUT	LV	DSP clock output
77	12	ТР	OUT	LV	Test pin
_	11	NC		LV	
78	10	ХТО	IN/OUT	OBL	Quartz oscillator pin 2, input for external clock
79	9	ХТІ	IN	LV	Quartz oscillator pin 1
80	8	AVDD	SUPPLY	OBL	Supply for analog circuits

#### 4.3. Pin Descriptions

#### 4.3.1. Power Supply Pins

Connection of all power supply pins is mandatory for the functioning of the MAS 35xyH.

SUPPLY

SUPPLY

#### VDD VSS

The VDD/VSS pair is internally connected with all digital modules of the MAS 35xyH.

#### XVDD SUPPLY XVSS SUPPLY The XVDD/XVSS pins are internally connected with

the pin output buffers.

AVDD		SUPPLY
AVSS		SUPPLY

The AVDD/AVSS pair is connected internally with the analog blocks of the MAS 35xyH, i.e. clock synthesizer and supply voltage supervision circuits.

#### 4.3.2. Control Lines

I2CC	SCL	IN/OUT
I2CD	SDA	IN/OUT
Standard I <sup>2</sup> C c	ontrol lines.	

#### 4.3.3. General Purpose Input/Output

PI4, PI8, PI12...PI19IN/OUTGeneral purpose input/output pins. PI14 to PI16 can<br/>be used as alternative I2S bus inputs. Function is con-<br/>trolled by the registers PIO\_Config, PIO\_Direction,<br/>PIO\_Data\_Out, PIO\_Data\_In.

#### 4.3.4. Clocking

#### хто

This is the clock input of the MAS 35xyH. The nominal clock frequency is 18.432 MHz.

#### ΧΤΙ

This connection is needed for the quartz oscillator.

#### CLKO

The CLKO is an oversampling clock that is synchronized to the digital audio data (SOD) and the frame identification (SOI).

#### 4.3.5. Serial Input Interface

SID	IN
SII	IN
SIC	IN
Data, frame indication, and clock line of the <sup>2</sup> S (word mode) serial input interface.	e standard

PI16	SIC*	IN
PI15	SII*	IN
PI14	SID*	IN

The SIC\*, SID\*, and SII\* are alternative serial input lines. This interface can be selected in memory cell D0:13D0.

#### 4.3.6. S/PDIF Input Interface

SPDI	IN
SPDI2	IN
SPREF	IN
Input lines (SPDI/SPDI2) and ground reference	line
(SPREF) of the S/PDIF-input interfaces. One of	the
two alternate input lines is selected by in D0:13DF.	

#### 4.3.7. S/PDIF Output Interface

SPDIFOUT	OUT
S/PDIF-output line.	

#### 4.3.8. Serial Output Interface

SOD	OUT
SOD1	OUT
SOD2	OUT
SOD3	OUT
SOI	OUT
SOC	OUT

Data, frame indication, and clock line of the serial output interface. The SOI indicates whether the left or the right audio sample is transmitted. Besides the two modes, it is possible to reconfigure the interface.

#### 4.3.9. Miscellaneous

#### POR

IN

IN

OUT

IN

IN

The POR pin is used to reset the digital parts of the MAS 35xyH. POR is a low active signal.

#### ΤE

The TE pin is for production test only and must be connected with VSS in all applications.

#### SYNC

The SYNC pin is set while decoding Dolby Digital or MPEG. Only during header processing, there is a short Low period (20...300  $\mu s$  depending on the audio format)

### 4.4. Pin Configurations



Fig. 4-3: PMQFP80-11 package



Fig. 4-4: PLCC44-4 package

PLCC44-4 is not intended for use in new designs.

## 4.5. Internal Pin Circuits





Fig. 4–5: Input pins PCS, PR



Fig. 4–6: Input pin TE



Fig. 4–7: Input pin POR



Fig. 4-10: Input/Output pins SIC, SII, SID



Fig. 4–11: Input/Output pins I2CC, I2CD



Fig. 4-8: Clock oscillator XTI, XTO



Fig. 4–9: Input/Output pins SOD1, SOD2, SOD3, SPDIFOUT, PI4, PI8, SOC, SOI, SOD, PI12...PI19



Fig. 4-12: Output pins CLKO,SYNC



Fig. 4-13: S/PDIF Input

#### 4.6. Electrical Characteristics

#### Abbreviations:

tbd = to be defined vacant = not applicable positive current values mean current flowing into the chip

#### 4.6.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods will affect device reliability.

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolute maximum-rated voltages to this high-impedance circuit.

All voltages listed are referenced to ground (0 V, V<sub>SS</sub>) except where noted.

All GND pins must be connected to a low-resistive ground plane close to the IC.

PLCC44-4 is not intended for use in new designs.

Table 4–1: Absolute Maximum Ratings

Symbol	Parameter	Pin Name	Limit Values		Unit
			Min.	Max.	
T <sub>A</sub> <sup>1)</sup>	Ambient Operating Temperature PMQFP80-11 PLCC44-4	_	0 0	65 <sup>2)</sup> 65	°C
Т <sub>С</sub>	Case Operating Temperature PMQFP80-11 PLCC44-4	_	0 0	105 105	°C
Τ <sub>S</sub>	Storage Temperature	_	-40	125	°C
P <sub>MAX</sub>	Power Dissipation PMQFP80-11 PLCC44-4	VDD, XVDD, AVDD		1550 1250	mW mW
V <sub>SUP</sub>	Supply Voltage		-0.3	6.0	V
ΔV <sub>SUP</sub>	Voltage differences within supply domains		-0.5	0.5	V
VI	Input Voltage	all digital pins	-0.3	V <sub>SUP</sub> +0.3	V
I <sub>I</sub>	Input Current	all digital pins	-20	20	mA
V <sub>O</sub>	Output Voltage	all digital pins	-0.3	V <sub>SUP</sub> +0.3	V
I <sub>O</sub>	Output Current	all digital pins		250	mA

<sup>1)</sup> Measured on Micronas typical 2-layer (1s1p) board based on JESD - 51.2 Standard with maximum power consumption allowed for this package

<sup>2)</sup> A power-optimized board layout is recommended. The Case Operating Temperature mentioned in the "Absolute Maximum Ratings" must not be exceeded at worst case conditions of the application.

#### **4.6.2. Recommended Operating Conditions** ( $T_A = 0$ to +65 °C)

Functional operation of the device beyond those indicated in the "Recommended Operating Conditions/Characteristics" is not implied and may result in unpredictable behavior, reduce reliability and lifetime of the device.

All voltages listed are referenced to ground (0 V, V<sub>SS</sub>) except where noted.

All GND pins must be connected to a low-resistive ground plane close to the IC.

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply. Keep VDD = AVDD = XVDD during all power-up and power-down sequences.

PLCC44-4 is not intended for use in new designs.

#### 4.6.2.1. General Recommended Operating Conditions

Symbol	Parameter	Pin Name	I	Limit Values		Unit
			Min.	Тур.	Max.	
T <sub>A</sub>	Ambient Operating Temperature PMQFP80-11 PLCC44-4	_	0	_	65 <sup>1)</sup> 65	°C
T <sub>C</sub>	Case Operating Temperature PMQFP80-11 PLCC44-4	_	0		105 105	°C
P <sub>MAX</sub>	Power Dissipation PMQFP80-11 PLCC44-4	VDD, XVDD, AVDD			1550 <sup>2)</sup> 1250 <sup>2)</sup>	mW mW
V <sub>SUP</sub>	Supply Voltage	VDD, XVDD, AVDD	4.75	5.0	5.25	V
V <sub>IL</sub>	Input Voltage Low <sup>3)</sup>	POR			0.5	V
V <sub>IH</sub>	Input Voltage High <sup>3)</sup>	1200, 120D	2.6			V
V <sub>ILD</sub>	Input Voltage Low (digital) <sup>3)</sup>	PI <i>,</i>			0.5	V
V <sub>IHD</sub>	Input Voltage High (digital) <sup>3)</sup>	SII, SIC, SID, PR, TE,	V <sub>SUPD</sub> * 0.5			
<sup>1)</sup> A power-op	timized board layout is recommend	ed. The Case Operation	ating Tempe	ratures mer	ntioned in th	e

"Recommended Operating Conditions" must not be exceeded at worst case conditions of the application.

<sup>2)</sup> P<sub>MAX</sub> variation: user-determined by application circuit for I/Os

<sup>3)</sup> Input levels at  $V_{DD} = 4.5 V...5.5 V$ 

Symbol	Parameter	Pin Name	Limit Values			Unit
			Min.	Тур.	Max.	
External Cloc	k Input Recommendations					
CLK <sub>F</sub>	Clock frequency	хто		18.432		MHz
CLK <sub>Amp</sub>	Clock amplitude		0.7		3.5	V <sub>pp</sub>
Crystal Reco	mmendations					
T <sub>AC</sub>	Ambient temperature range	ΧΤΙ, ΧΤΟ	-20		80	°C
f <sub>P</sub>	Load resonance frequency at C <sub>I</sub> = 12 pF			18.432		MHz
$\Delta f/f_S$	Accuracy of frequency adjust- ment		-50		50	ppm
$\Delta f/f_S$	Frequency variation vs. temper- ature		-50		50	ppm
R <sub>EQ</sub>	Equivalent series resistance			12	30	Ω
C <sub>0</sub>	Shunt (parallel) capacitance			3	7	pF

## 4.6.2.2. Reference Frequency Generation and Crystal Recommendations

## **4.6.3. Characteristics** at $T_A = 0$ to 65 °C, $V_{DD} = 5.0$ V, $f_{Crystal} = 18.432$ MHz

### 4.6.3.1. General Characteristics

Symbol	Parameter	Pin Name	Li	Limit Values		Unit	Test Conditions
			Min.	Тур.	Max.		
Supply Cu	rrent						
I <sub>SUP</sub>	Current consumption	all supply pins		210		mA	5.0 V, audio sampling frequency 48 kHz Dolby Digital, 61 MHz fproc
Digital Out	Digital Outputs and Inputs						
O <sub>DigL</sub>	Output low voltage	PI <i>,</i>			0.5	V	at I <sub>load</sub> = 1 mA
O <sub>DigH</sub>	Output high voltage	SOI, SOC, SOD, SOD1, SOD2, SOD3, <u>EOD,</u> <u>RTR,</u> RTW, CLKO SPDIF-OUT	V <sub>SUP</sub> –0.5			V	at I <sub>load</sub> = 1 mA
C <sub>Digl</sub>	Input capacitance	all digital Inputa			7	pF	
I <sub>DLeak</sub>	Input leakage current	uigitai iriputs	-1		1	μΑ	0 V < V <sub>pin</sub> < V <sub>SUP</sub>

# 4.6.3.2. I<sup>2</sup>C Characteristics

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
R <sub>ON</sub>	Output resistance	I2CC, I2CD			60	Ω	$I_{load} = 5 \text{ mA},$ $V_{DD} = 4.5 \text{ V}$
f <sub>I2C</sub>	I <sup>2</sup> C bus frequency	I2CC			400	kHz	
t <sub>I2C1</sub>	I <sup>2</sup> C START condition setup time	I2CC, I2CD	300			ns	
t <sub>I2C2</sub>	I <sup>2</sup> C STOP condition setup time	I2CC, I2CD	300			ns	
t <sub>I2C3</sub>	I <sup>2</sup> C clock low pulse time	I2CC	1250			ns	
t <sub>I2C4</sub>	I <sup>2</sup> C clock high pulse time	I2CC	1250			ns	
t <sub>I2C5</sub>	I <sup>2</sup> C data hold time before rising edge of clock	I2CC	80			ns	
t <sub>I2C6</sub>	I <sup>2</sup> C data hold time after falling edge of clock	I2CC	80			ns	
V <sub>I2COL</sub>	I <sup>2</sup> C output low voltage	I2CC, I2CD			0.3	V	I <sub>LOAD</sub> = 5 mA
I <sub>I2COH</sub>	I <sup>2</sup> C output high leakage current	I2CC, I2CD			1	μA	V <sub>I2CH</sub> = 5.5 V
t <sub>I2COL1</sub>	I <sup>2</sup> C data output hold time after falling edge of clock	I2CC, I2CD	20			ns	
t <sub>I2COL2</sub>	I <sup>2</sup> C data output setup time before rising edge of clock	I2CC, I2CD	250			ns	$f_{I2C} = 400 \text{kHz}$



# Fig. 4–14: I<sup>2</sup>C timing diagram

4.6.3.3.	S/PDIF	Bus	Input	Characteristics

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
V <sub>S</sub>	Signal amplitude	SPDI, SPDI2,	200	500	1000	mV <sub>pp</sub>	
f <sub>s1</sub>	Biphase frequency	SPDI, SPDI2		3.072		MHz	±1000 ppm, f <sub>s</sub> = 48 kHz
f <sub>s2</sub>	Biphase frequency	SPDI, SPDI2		2.822		MHz	±1000 ppm, f <sub>s</sub> = 44.1 kHz
f <sub>s3</sub>	Biphase frequency	SPDI, SPDI2		2.048		MHz	±1000 ppm, f <sub>s</sub> = 32 kHz
t <sub>p</sub>	Biphase period	SPDI, SPDI2		326		ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
t <sub>r</sub>	Rise time	SPDI, SPDI2	0		65	ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
t <sub>f</sub>	Fall time	SPDI, SPDI2	0		65	ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
	Duty-cycle	SPDI, SPDI2	40	50	60	%	at "1" and $f_s = 48 \text{ kHz}$



Fig. 4-15: Timing of the S/PDIF-input

4.6.3.4.	S/PDIF	Bus	Output	Characteristics

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
f <sub>s1</sub>	Biphase frequency	SPDIFOUT		3.072		MHz	f <sub>s</sub> = 48 kHz
f <sub>s2</sub>	Biphase frequency	SPDIFOUT		2.822		MHz	f <sub>s</sub> = 44.1 kHz
f <sub>s3</sub>	Biphase frequency	SPDIFOUT		2.048		MHz	f <sub>s</sub> = 32 kHz
t <sub>p</sub>	Biphase period	SPDIFOUT		326		ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
t <sub>r</sub>	Rise time	SPDIFOUT	0		2	ns	C <sub>load</sub> = 10 pF
t <sub>f</sub>	Fall time	SPDIFOUT	0		2	ns	$C_{load} = 10 \text{ pF}$
	Duty-cycle	SPDIFOUT		50		%	at "1" and f <sub>s</sub> = 48 kHz



Fig. 4–16: Timing of the S/PDIF output

## 4.6.3.5. I<sup>2</sup>S Bus Characteristics – Input

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
t <sub>SICLK</sub>	I <sup>2</sup> S clock input clock period	SIC	960			ns	Burst mode, mean data rate < 150 kbit/s
t <sub>SIDDS</sub>	I <sup>2</sup> S data setup time before falling edge of clock	SIC, SID	50		t <sub>SICLK</sub> –100	ns	
t <sub>SIDDH</sub>	I <sup>2</sup> S data hold time	SIC, SID	50			ns	
t <sub>SIIDS</sub>	I <sup>2</sup> S word strobe setup time before falling(/rising) edge of clock	SIC, SII	50		t <sub>SICLK</sub> –100	ns	
t <sub>SIIDH</sub>	I <sup>2</sup> S word strobe hold time	SIC, SII	50			ns	
t <sub>bw</sub>	Burst wait time	SIC, SID	480			ns	







Fig. 4–18: Serial input of I<sup>2</sup>S signal (PCM). Data values are latched with rising clock per default.

# 4.6.3.6. I<sup>2</sup>S Characteristics – Output

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
t <sub>SCLKO</sub>	I <sup>2</sup> S clock output frequency	SOC		325		ns	48 kHz sample rate 2×32 bits/sample
t <sub>SOISS</sub>	I <sup>2</sup> S word strobe hold time after falling edge of clock	SOC, SOI	10		t <sub>SCLK</sub> <sub>O</sub> /2	ns	
t <sub>SOODC</sub>	I <sup>2</sup> S data hold time after falling edge of clock	SOC, SOD	10		t <sub>SCLK</sub> <sub>O</sub> /2	ns	



Fig. 4–19: I<sup>2</sup>S-output. Data values are valid with rising clock per default.



Fig. 4-20: Schematic timing of the SDO interface in 32 bit/sample mode





#### 4.6.4. Firmware Characteristics

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions		
			Min.	Тур.	Max.				
Synchronization Times for Dolby Digital Mode									
t <sub>DDsync</sub>	Synchronization on Dolby Digital Bit Streams			140		ms	f <sub>s</sub> = 48 kHz, AC-3		
Synchronization Times for MPEG-Mode									
t <sub>mpgsync</sub>	Synchronization on MPEG Bit Streams			120	48	ms	f <sub>s</sub> = 48 kHz, MPEG		
Ranges									
PLLRange	Tracking range of sampling clock recovery PLL		-200		200	ppm			

#### 5. Application









**Fig. 5–2:** Part 2 of the application diagram. For details please refer to the Micronas Digital Multichannel Audio application kit.

#### 6. Data Sheet History

- 1. Preliminary Data Sheet: "MAS 3529H Audio Decoder IC Family", Sept. 24, 2002, 6251-598-1PD. First release of the preliminary data sheet.
- 2. Preliminary Data Sheet: "MAS 35xyH Audio Decoder IC Family", Dec. 4, 2003, 6251-598-2PD. Second release of the preliminary data sheet. Major changes:
- Specification for PMQFP80-11 package added.
- New package diagram for PLCC44-4

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-598-2PD All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.