

Dual N-Channel 2.5-V (G-S) MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model Si9926BDY Vishay Siliconix

SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V_{DS} = V_{GS} , I_D = 250 μ A	0.96		V
On-State Drain Current ^a	I _{D(on)}	$V_{\text{DS}}~\geq 5$ V, V_{GS} = 4.5 V	394		А
Drain-Source On-State Resistance ^a	r	V_{GS} = 4.5 V, I _D = 8.2 A	0.015	0.016	Ω
	r _{DS(on)}	V_{GS} = 2.5 V, I _D = 3.3 A	0.022	0.024	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 8.2 A	26	29	S
Forward Voltage ^a	V _{SD}	$I_{\rm S}$ = 1.7 A, $V_{\rm GS}$ = 0 V	0.80	0.80	V
Dynamic ^b	· · ·				
Total Gate Charge	Qg	V_{DS} = 10 V, V_{GS} = 4.5 V, I_{D} = 8.2 A	10	11	nC
Gate-Source Charge	Q _{gs}		2.5	2.5	
Gate-Drain Charge	Q _{gd}		3.2	3.2	
Turn-On Delay Time	t _{d(on)}	$\label{eq:V_DD} \begin{array}{l} V_{DD} \mbox{=} \mbox{10 V}, \mbox{R_{L}} \mbox{=} \mbox{10 } \Omega \\ \mbox{I_{D}} \cong \mbox{ 1 A}, \mbox{V_{GEN}} \mbox{=} \mbox{ 10 V}, \mbox{R_{G}} \mbox{=} \mbox{ 6 } \Omega \end{array}$	50	35	ns
Rise Time	tr		32	50	
Turn-Off Delay Time	t _{d(off)}		24	31	
Fall Time	t _f		14	15	

Notes

a.


Pulse test; pulse width \leq 300 µs, duty cycle \leq 2%. Guaranteed by design, not subject to production testing. b.


VISHAY





SPICE Device Model Si9926BDY Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)









10


8

6


4

2

VDS







. ĢS

5